Jones Goebel

Orcid: 0000-0002-5937-9794

According to our database1, Jones Goebel authored at least 24 papers between 2016 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A High-Throughput Hardware Design for the AV1 Decoder Intraprediction.
IEEE Trans. Very Large Scale Integr. Syst., April, 2023

High-Throughput Design for a Multi-Size DCT-II Targeting the AV1 Encoder.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022
Hardware Design for the Separable Symmetric Normalized Wiener Filter of the AV1 Decoder.
Proceedings of the 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design, 2022

An UHD 4K@60fps Dual Self-Guided Filter Targeting the AV1 Decoder.
Proceedings of the 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design, 2022

Low-Frequency Non-Separable Transform Hardware System Design for the VVC Encoder.
Proceedings of the 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design, 2022

A High-Throughput Design for the H.266/VVC Low-Frequency Non-Separable Transform.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

2020
A High-Throughput Hardware Architecture for AV1 Non-Directional Intra Modes.
IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 2020

UHD 8K energy-quality scalable HEVC intra-prediction SAD unit hardware using optimized and configurable imprecise adders.
J. Real Time Image Process., 2020

4D-DCT Hardware Architecture for JPEG Pleno Light Field Coding.
Proceedings of the 2020 IEEE International Conference on Visual Communications and Image Processing, 2020

High-Throughput CDEF Architecture for the AV1 Decoder Targeting 4K@60fps Videos.
Proceedings of the 11th IEEE Latin American Symposium on Circuits & Systems, 2020

Efficient Hardware Design for the AV1 CDEF Filter Targeting 4K UHD Videos.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

An UHD 4K@60fps Deblocking Filter Hardware Targeting the AV1 Decoder.
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020

2019
High-Throughput Multifilter Interpolation Architecture for AV1 Motion Compensation.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

High-throughput and power-efficient hardware design for a multiple video coding standard sample interpolator.
J. Real Time Image Process., 2019

Hardware design of DC/CFL intra-prediction decoder for the AV1 codec.
Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design, 2019

A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor.
Proceedings of the 10th IEEE Latin American Symposium on Circuits & Systems, 2019

Energy-Efficiency Exploration of Memory Hierarchy using NVMs for HEVC Motion Estimation.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

2018
High Throughput Multiplierless Architecture for VP9 Fractional Motion Estimation.
Proceedings of the 31st Symposium on Integrated Circuits and Systems Design, 2018

ASIC power-estimation accuracy evaluation: A case study using video-coding architectures.
Proceedings of the 9th IEEE Latin American Symposium on Circuits & Systems, 2018

2017
Objective and Subjective Video Quality Assessment in Mobile Devices for Low-Complexity H.264/AVC Codecs.
Proceedings of the 23rd Brazillian Symposium on Multimedia and the Web, 2017

2016
Low-power hardware design for the HEVC Binary Arithmetic Encoder targeting 8K videos.
Proceedings of the 29th Symposium on Integrated Circuits and Systems Design, 2016

An HEVC multi-size DCT hardware with constant throughput and supporting heterogeneous CUs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

An efficient sub-sample interpolator hardware for VP9-10 standards.
Proceedings of the 2016 IEEE International Conference on Image Processing, 2016

High-throughput and memory-aware hardware of a sub-pixel interpolator for multiple video coding standards.
Proceedings of the 2016 IEEE International Conference on Image Processing, 2016


  Loading...