Muqing Liu
Orcid: 0000-0002-8334-0312Affiliations:
- Western Digital, Milpitas, CA, USA
- IBM, Yorktown Heights, NY, USA (former)
- University of Minnesota, Department of Electrical and Computer Engineering, Minneapolis, MN, USA (former, PhD 2019)
According to our database1,
Muqing Liu authored at least 10 papers
between 2017 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on linkedin.com
-
on orcid.org
On csauthors.net:
Bibliography
2022
An Embedded nand Flash-Based Compute-In-Memory Array Demonstrated in a Standard Logic Process.
IEEE J. Solid State Circuits, 2022
2019
CorNET: Deep Learning Framework for PPG-Based Heart Rate Estimation and Biometric Identification in Ambulant Environment.
IEEE Trans. Biomed. Circuits Syst., 2019
A Fully Integrated Digital LDO With Built-In Adaptive Sampling and Active Voltage Positioning Using a Beat-Frequency Quantizer.
IEEE J. Solid State Circuits, 2019
An Energy-Efficient One-Shot Time-Based Neural Network Accelerator Employing Dynamic Threshold Error Correction in 65 nm.
IEEE J. Solid State Circuits, 2019
Proceedings of the 2019 IEEE Biomedical Circuits and Systems Conference, 2019
2018
A fully integrated 40pF output capacitor beat-frequency-quantizer-based digital LDO with built-in adaptive sampling and active voltage positioning.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
A 104.8TOPS/W One-Shot Time-Based Neuromorphic Chip Employing Dynamic Threshold Error Correction in 65nm.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018
A 2.1 pJ/bit, 8 Gb/s Ultra-Low Power In-Package Serial Link Featuring a Time-based Front-end and a Digital Equalizer.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018
2017
A data remanence based approach to generate 100% stable keys from an SRAM physical unclonable function.
Proceedings of the 2017 IEEE/ACM International Symposium on Low Power Electronics and Design, 2017
A scalable time-based integrate-and-fire neuromorphic core with brain-inspired leak and local lateral inhibition capabilities.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017