Philippe Cathelin

Orcid: 0000-0001-5603-3352

According to our database1, Philippe Cathelin authored at least 17 papers between 1998 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Third-Order Intermodulations Phase Shifting in Power Amplifiers for Spatial Filtering in Multi-Beam 5G mmW Phased Array.
IEEE Trans. Circuits Syst. II Express Briefs, September, 2023

Corrections to "Design-Oriented All-Regime All-Region 7-Parameter Short-Channel MOSFET Model Based on Inversion Charge".
IEEE Access, 2023

Resistive Feedback LNA design using a 7-parameter design-oriented model for advanced technologies.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

Improving off-state capacitance of SOI-CMOS RF switches: how good are air microcavities?
Proceedings of the 53rd IEEE European Solid-State Device Research Conference, 2023

2022
Design-Oriented All-Regime All-Region 7-Parameter Short-Channel MOSFET Model Based on Inversion Charge.
IEEE Access, 2022

A Low-Loss 77 GHz Sub-Sampling Passive Mixer Integrated in a 28-nm CMOS Radar Receiver.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022

2019
A Spectrum-Sensing DPD Feedback Receiver With 30× Reduction in ADC Acquisition Bandwidth and Sample Rate.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

2018
All-Digital Transmitter Architecture Based on Two-Path Parallel 1-bit High Pass Filtering DACs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

2017
A Pixel Pitch-Matched Ultrasound Receiver for 3-D Photoacoustic Imaging With Integrated Delta-Sigma Beamformer in 28-nm UTBB FD-SOI.
IEEE J. Solid State Circuits, 2017

27.5 A pixel-pitch-matched ultrasound receiver for 3D photoacoustic imaging with integrated delta-sigma beamformer in 28nm UTBB FDSOI.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

A digital sine-weighted switched-Gm mixer for single-clock power-scalable parallel receivers.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017

2013
A digitally modulated 2.4GHz WLAN transmitter with integrated phase path and dynamic load modulation in 65nm CMOS.
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013

2010
The Experimental Demonstration of a SASP-Based Full Software Radio Receiver.
IEEE J. Solid State Circuits, 2010

Architecture and filtering requirements for fully digital multi-radio transmitters.
Proceedings of the IEEE 21st International Symposium on Personal, 2010

Wide-band receiver architecture with flexible blocker filtering techniques.
Proceedings of the 17th IEEE International Conference on Electronics, 2010

2008
A Disruptive Receiver Architecture Dedicated to Software-Defined Radio.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

1998
A fully integrated CMOS PM radio receiver for wristwatch calibration.
IEEE J. Solid State Circuits, 1998


  Loading...