Seung-Hoon Lee

Affiliations:
  • Sogang University, Department of Electronic Engineering, Korea


According to our database1, Seung-Hoon Lee authored at least 46 papers between 1996 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
A Single-Trim Switched Capacitor CMOS Bandgap Reference With a 3σ Inaccuracy of +0.02%, -0.12% for Battery-Monitoring Applications.
IEEE J. Solid State Circuits, 2021

2020
A 2.2mW 12-bit 200MS/s 28nm CMOS Pipelined SAR ADC with Dynamic Register-Based High-Speed SAR Logic.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2020

A 10-b 900-MS/s Single-Channel Pipelined-SAR ADC Using Current-Mode Reference Scaling.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2020

2019
A 12.1 fJ/Conv.-Step 12b 140 MS/s 28-nm CMOS Pipelined SAR ADC Based on Energy-Efficient Switching and Shared Ring Amplifier.
IEEE Trans. Circuits Syst. II Express Briefs, 2019

A 10-b 320-MS/s Dual-Residue Pipelined SAR ADC with Binary Search Current Interpolator.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2019

2018
Area-Efficient Time-Shared Digital-to-Analog Converter With Dual Sampling for AMOLED Column Driver IC's.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

A 72.9-dB SNDR 20-MHz BW 2-2 Discrete-Time Resolution-Enhanced Sturdy MASH Delta-Sigma Modulator Using Source-Follower-Based Integrators.
IEEE J. Solid State Circuits, 2018

2017
A 72.9-dB SNDR 20-MHz BW 2-2 discrete-time sturdy MASH delta-sigma modulator using source-follower-based integrators.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2017

2013
Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS/s 0.18 µm CMOS Analog-to-Digital Convertor.
IEEE Trans. Very Large Scale Integr. Syst., 2013

10b 150MS/s 0.4mm<sup>2</sup> 45nm CMOS ADC based on process-insensitive amplifiers.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2012
A 10b 1MS/s-to-10MS/s 0.11um CMOS SAR ADC for analog TV applications.
Proceedings of the International SoC Design Conference, 2012

2011
A 14b 150 MS/s 140 mW 2.0 mm<sup>2</sup> 0.13µm CMOS A/D converter for software-defined radio systems.
Int. J. Circuit Theory Appl., 2011

A Single Amplifier-Based 12-bit 100 MS/s 1 V 19 mW 0.13 µm CMOS ADC with Various Power and Area Minimized Circuit Techniques.
IEICE Trans. Electron., 2011

A range-scaled 13b 100MS/s 0.13μm CMOS SHA-free ADC based on a single reference.
Proceedings of the International SoC Design Conference, 2011

A 6.25 MHz BW 8-OSR fifth-order single-stage sigma-delta ADC.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
A 12 bit 50 MS/s CMOS Nyquist A/D Converter With a Fully Differential Class-AB Switched Op-Amp.
IEEE J. Solid State Circuits, 2010

A 10b 120MS/s 45nm CMOS ADC using A re-configurable three-stage switched op-amp.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2010

2009
A 1.2-V 12-b 120-MS/s SHA-Free Dual-Channel Nyquist ADC Based on Midcode Calibration.
IEEE Trans. Circuits Syst. I Regul. Pap., 2009

A 10 b 25 MS/s 4.8 mW 0.13 µm CMOS ADC with switched-bias power-reduction techniques.
Int. J. Circuit Theory Appl., 2009

A 0.31 pJ/Conversion-Step 12-Bit 100 MS/s 0.13 µm CMOS A/D Converter for 3G Communication Systems.
IEICE Trans. Electron., 2009

A 9.43-ENOB 160MS/s 1.2V 65nm CMOS ADC based on multi-stage amplifiers.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009

2008
A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-mu m CMOS ADC Operating Down to 0.5 V.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

A 12 b 200 kS/s 0.52 mA 0.47 mm<sup>2</sup> Algorithmic A/D Converter for MEMS Applications.
IEICE Trans. Electron., 2008

A 52mW 0.56mm<sup>2</sup> 1.2V 12b 120MS/s SHA-Free dual-channel Nyquist ADC based on mid-code calibration.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

A low offset rail-to-rail 12b 2MS/s 0.18μm CMOS cyclic ADC.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2007
A 10 b 200 MS/s 1.8 mm<sup>2</sup> 83 mW 0.13µm CMOS ADC Based on Highly Linear Integrated Capacitors.
IEICE Trans. Electron., 2007

A Re-configurable 0.5V to 1.2V, 10MS/s to 100MS/s, Low-Power 10b 0.13um CMOS Pipeline ADC.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007

2006
A 10b 100 MS/s 1.4 mm<sup>2</sup>56 mW 0.18 µm CMOS A/D Converter with 3-D Fully Symmetrical Capacitors.
IEICE Trans. Electron., 2006

An Embedded 8b 240 MS/s 1.36 mm<sup>2</sup> 104 mW 0.18 µCMOS ADC for DVDs with Dual-Mode Inputs.
IEICE Trans. Electron., 2006

A 10b 25MS/s 4.8mW 0.13um CMOS ADC for Digital Multimedia Broadcasting Applications.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

A Calibration-Free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS Pipeline ADC with High-Matching 3-D Symmetric Capacitors.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

A 14b 100MS/s 3.4mm2 145mW 0.18um CMOS Pipeline A/D Converter.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

A Dual-Channel 6b 1GS/s 0.18um CMOS ADC for Ultra Wide-Band Communication Systems.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006

2005
An 11b 70-MHz 1.2-mm<sup>2</sup> 49-mW 0.18-μm CMOS ADC with on-chip current/voltage references.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005

An 8b 220 MS/s 0.25 µm CMOS Pipeline ADC with On-Chip RC-Filter Based Voltage References.
IEICE Trans. Electron., 2005

An 8b 240 MS/s 1.36 mm<sup>2</sup> 104 mW 0.18 um CMOS ADC for DVDs with dual-mode inputs.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2004
A 2.5-V 10-b 120-MSample/s CMOS pipelined ADC based on merged-capacitor switching.
IEEE Trans. Circuits Syst. II Express Briefs, 2004

A 10-b 150-MSample/s 1.8-V 123-mW CMOS A/D converter with 400-MHz input bandwidth.
IEEE J. Solid State Circuits, 2004

2002
A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR.
Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, 2002

2000
Acquisition-time minimization and merged-capacitor switching techniques for sampling-rate and resolution improvement of CMOS ADCs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

A 12b 50 MHz 3.3V CMOS acquisition time minimized A/D converter.
Proceedings of ASP-DAC 2000, 2000

1999
A 10 b 50 MHz 320 mW CMOS A/D converter for video applications.
IEEE Trans. Consumer Electron., 1999

A Single-Chip CMOS CCD Camera Interface Circuit with Digitally Controlled AGC.
Proceedings of the 1999 Conference on Asia South Pacific Design Automation, 1999

A 10b 50 MHz CMOS A/D Converter for High-Speed Video Applications.
Proceedings of the 1999 Conference on Asia South Pacific Design Automation, 1999

1998
Design techniques for a low-power low-cost CMOS A/D converter.
IEEE J. Solid State Circuits, 1998

1996
A 12-b, 10-MHz, 250-mW CMOS A/D converter.
IEEE J. Solid State Circuits, 1996


  Loading...