Tadayuki Matsumura

According to our database1, Tadayuki Matsumura authored at least 17 papers between 2008 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Response Style Characterization for Repeated Measures Using the Visual Analogue Scale.
CoRR, 2024

2023
Mixbiotic society measures: Comparison of organizational structures based on communication simulation.
CoRR, 2023

Mixbiotic society measures: Assessment of community well-going as living system.
CoRR, 2023

The impact of individual information exchange strategies on the distribution of social wealth.
CoRR, 2023

Dynamical Perception-Action Loop Formation with Developmental Embodiment for Hierarchical Active Inference.
Proceedings of the Active Inference - 4th International Workshop, 2023

2022
Mask Atari for Deep Reinforcement Learning as POMDP Benchmarks.
CoRR, 2022

Extended-Self Recognition for Autonomous Agent Based on Controllability and Predictability.
Proceedings of the IEEE Symposium Series on Computational Intelligence, 2022

2021
Sensorimotor Visual Perception on Embodied System Using Free Energy Principle.
Proceedings of the Machine Learning and Principles and Practice of Knowledge Discovery in Databases, 2021

2019
Automatic Source Code Summarization with Extended Tree-LSTM.
Proceedings of the International Joint Conference on Neural Networks, 2019

2012
IT-Cooling Collaborative Control Methods for Battery-Aware IT-Systems Targeting India.
Proceedings of the ICT as Key Technology against Global Warming, 2012

Battery-Aware IT Control Method for Effective Battery Use During Power Outage.
Proceedings of the 2012 IEEE International Conference on Green Computing and Communications, 2012

2010
Development of a CAD tool for 3D-FPGAs.
Proceedings of the IEEE International Conference on 3D System Integration, 2010

2009
An Optimization Technique for Low-Energy Embedded Memory Systems.
IPSJ Trans. Syst. LSI Des. Methodol., 2009

2008
Way-Scaling to Reduce Power of Cache with Delay Variation.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008

AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications.
Proceedings of the IEEE Symposium on Application Specific Processors, 2008

Cache Power Reduction in Presence of Within-Die Delay Variation Using Spare Ways.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2008

Simultaneous optimization of memory configuration and code allocation for low power embedded systems.
Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, 2008


  Loading...