Yoshio Masubuchi

According to our database1, Yoshio Masubuchi authored at least 7 papers between 1997 and 2013.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
In memoriam.
Proceedings of the 2013 IEEE Hot Chips 25 Symposium (HCS), 2013

Panel discussions the next step in processor evolution.
Proceedings of the 2013 IEEE Symposium on Low-Power and High-Speed Chips, 2013

2011
Development of low power and high performance application processor (T6G) for multimedia mobile applications.
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011

2006
Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor.
IEEE J. Solid State Circuits, 2006

2005
The design methodology and implementation of a first-generation CELL processor: a multi-core SoC.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005

1998
Implementation and evaluation of a highly reliable server with QRM.
Syst. Comput. Jpn., 1998

1997
Fault Recovery Mechanism for Multiprocessor Servers.
Proceedings of the Digest of Papers: FTCS-27, 1997


  Loading...