Yuan He

Orcid: 0000-0002-4087-8905

Affiliations:
  • Keio University, Japan
  • Shenyang University of Technology, China (former)
  • University of Tokyo, Japan (former)
  • University of Auckland, New Zealand (former)


According to our database1, Yuan He authored at least 30 papers between 2009 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Adaptive Lossy Data Compression Extended Architecture for Memory Bandwidth Conservation in SpMV.
IEICE Trans. Inf. Syst., December, 2023

Hybrid, Asymmetric and Reconfigurable Input Unit Designs for Energy-Efficient On-Chip Networks.
IEICE Trans. Electron., October, 2023

An edge re-ordering based acceleration architecture for improving data locality in graph analytics applications.
Microprocess. Microsystems, 2023

DAISM: Digital Approximate In-SRAM Multiplier-based Accelerator for DNN Training and Inference.
CoRR, 2023

Exploiting Data Parallelism in Graph-Based Simultaneous Localization and Mapping: A Case Study with GPU Accelerations.
Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region, 2023

2022
Enabling circuit-switching in modern on-chip networks.
Microprocess. Microsystems, November, 2022

A practical privacy-preserving communication scheme for CAMs in C-ITS.
J. Inf. Secur. Appl., 2022

GraphDEAR: An Accelerator Architecture for Exploiting Cache Locality in Graph Analytics Applications.
Proceedings of the 30th Euromicro International Conference on Parallel, 2022

Memory Bandwidth Conservation for SpMV Kernels Through Adaptive Lossy Data Compression.
Proceedings of the Parallel and Distributed Computing, Applications and Technologies, 2022

Traffic-Aware Energy-Efficient Hybrid Input Buffer Design for On-Chip Routers.
Proceedings of the 15th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2022

FAWS: Fault-Aware Weight Scheduler for DNN Computations in Heterogeneous and Faulty Hardware.
Proceedings of the IEEE Intl Conf on Parallel & Distributed Processing with Applications, 2022

2021
A Revocable Group Signatures Scheme to Provide Privacy-Preserving Authentications.
Mob. Networks Appl., 2021

Efficient and Precise Profiling, Modeling and Management on Power and Performance for Power Constrained HPC Systems.
IEICE Trans. Electron., 2021

A Revocable Zone Encryption Scheme with Anonymous Authentication for C-ITS.
Proceedings of the 20th IEEE International Conference on Trust, 2021

An Aggregate Anonymous Credential Scheme in C-ITS for Multi-Service with Revocation.
Proceedings of the 20th IEEE International Conference on Trust, 2021

Local Traffic-Based Energy-Efficient Hybrid Switching for On-Chip Networks.
Proceedings of the 29th Euromicro International Conference on Parallel, 2021

Mitigating Process Variations with Cooperative Tuning for Performance and Power through a Simple DSL.
Proceedings of the Ninth International Symposium on Computing and Networking, 2021

2020
Energy-Efficient On-Chip Networks through Profiled Hybrid Switching.
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020

2019
An Efficient Property-Based Authentication Scheme in the Standard Model.
Proceedings of the Cyberspace Safety and Security - 11th International Symposium, 2019

An Efficient Dynamic Group Signatures Scheme with CCA-Anonymity in Standard Model.
Proceedings of the Cyberspace Safety and Security - 11th International Symposium, 2019

2018
An Efficient and Secure Anonymous Authentication Scheme for VANETs Based on the Framework of Group Signatures.
IEEE Access, 2018

A Power Management Framework with Simple DSL for Automatic Power-Performance Optimization on Power-Constrained HPC Systems.
Proceedings of the Supercomputing Frontiers - 4th Asian Conference, 2018

2017
Cooling-Aware Job Scheduling and Node Allocation for Overprovisioned HPC Systems.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium, 2017

2016
A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip.
IEICE Trans. Inf. Syst., 2016

Opportunistic circuit-switching for energy efficient on-chip networks.
Proceedings of the 2016 IFIP/IEEE International Conference on Very Large Scale Integration, 2016

Demand-Aware Power Management for Power-Constrained HPC Systems.
Proceedings of the IEEE/ACM 16th International Symposium on Cluster, 2016

2015
Runtime multi-optimizations for energy efficient on-chip interconnections1.
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

2013
Predict-More Router: A Low Latency NoC Router with More Route Predictions.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013

McRouter: Multicast within a router for high performance network-on-chips.
Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, 2013

2009
Rapid Energy Estimation for Embedded Soft-core Microprocessors.
Proceedings of the 2009 International Conference on Embedded Systems & Applications, 2009


  Loading...