Cameron Patterson

According to our database1, Cameron Patterson authored at least 31 papers between 1998 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Differentiated Monitor Generation for Real-Time Systems.
Proceedings of the 18th International Conference on Software Technologies, 2023

2019
High-Fidelity LTE Waveform Modeling for Commercial-DoD Spectrum Sharing: Characteristics and Methods.
Proceedings of the 2019 IEEE Military Communications Conference, 2019

AWS-3 Interference Mitigation: Improving Spectrum Sharing with LTE & 5G Uplink Spectrum Control.
Proceedings of the 2019 IEEE Military Communications Conference, 2019

2018
LTE Uplink Interference Mitigation Features.
Proceedings of the 2018 IEEE Military Communications Conference, 2018

2014
Optimising the overall power usage on the SpiNNaker neuromimetic platform.
Proceedings of the 2014 International Joint Conference on Neural Networks, 2014

Towards Real-World Neurorobotics: Integrated Neuromorphic Visual Attention.
Proceedings of the Neural Information Processing - 21st International Conference, 2014

2013
SpiNNaker: Fault tolerance in a power- and area- constrained large-scale neuromimetic architecture.
Parallel Comput., 2013

SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation.
IEEE J. Solid State Circuits, 2013

Power analysis of large-scale, real-time neural networks on SpiNNaker.
Proceedings of the 2013 International Joint Conference on Neural Networks, 2013

Modeling populations of spiking neurons for fine timing sound localization.
Proceedings of the 2013 International Joint Conference on Neural Networks, 2013

Low-cost and area-efficient FPGA implementations of lattice-based cryptography.
Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, 2013

2012
Scalable communications for a million-core neural processing architecture.
J. Parallel Distributed Comput., 2012

Managing Burstiness and Scalability in Event-Driven Models on the SpiNNaker Neuromimetic System.
Int. J. Parallel Program., 2012

Visualising large-scale neural network models in real-time.
Proceedings of the 2012 International Joint Conference on Neural Networks (IJCNN), 2012

Managing a Massively-Parallel Resource-Constrained Computing Architecture.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012

SpiNNaker: A multi-core System-on-Chip for massively-parallel neural net simulation.
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012

2011
Event-driven configuration of a neural network CMP system over an homogeneous interconnect fabric.
Parallel Comput., 2011

Concurrent heterogeneous neural model simulation on real-time neuromimetic hardware.
Neural Networks, 2011

Distributed configuration of massively-parallel simulation on SpiNNaker neuromorphic hardware.
Proceedings of the 2011 International Joint Conference on Neural Networks, 2011

2010
Interfacing Real-Time Spiking I/O with the SpiNNaker Neuromimetic Architecture.
Aust. J. Intell. Inf. Process. Syst., 2010

Algorithm and software for simulation of spiking neural networks on the multi-chip SpiNNaker system.
Proceedings of the International Joint Conference on Neural Networks, 2010

Scalable event-driven native parallel processing: the SpiNNaker neuromimetic system.
Proceedings of the 7th Conference on Computing Frontiers, 2010

2003
A Dynamic Module Server for Embedded Platform FPGAs.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23, 2003

2001
Reconfigurable Breakpoints for Co-debug.
Proceedings of the Field-Programmable Logic and Applications, 2001

JBits<sup>TM</sup> Implementations of the Advanced Encryption Standard (Rijndael).
Proceedings of the Field-Programmable Logic and Applications, 2001

JBits™ Design Abstractions.
Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2001

2000
High Performance DES Encryption in Virtex(tm) FPGAs Using Jbits(tm).
Proceedings of the 8th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000), 2000

A Dynamic FPGA Implementation of the Serpent Block Cipher.
Proceedings of the Cryptographic Hardware and Embedded Systems, 2000

1999
Hierarchical Placement Directives for Parametric IP Blocks.
Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, 1999

VHDL Placement Directives for Parametric IP Blocks.
Proceedings of the 7th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '99), 1999

1998
Generating Layouts for Self-implementing Modules.
Proceedings of the Field-Programmable Logic and Applications, 1998


  Loading...