Chenchen Fu

According to our database1, Chenchen Fu authored at least 27 papers between 2013 and 2021.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2021
Read-Ahead Efficiency on Mobile Devices: Observation, Characterization, and Optimization.
IEEE Trans. Computers, 2021

2020
Energy-Constrained Data Freshness Optimization in Self-Powered Networked Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

Maximizing I/O Throughput and Minimizing Performance Variation via Reinforcement Learning Based I/O Merging for SSDs.
IEEE Trans. Computers, 2020

Weakly Supervised Semantic Segmentation with Boundary Exploration.
Proceedings of the Computer Vision - ECCV 2020, 2020

2019
A Hardware-Accelerated Solution for Hierarchical Index-Based Merge-Join.
IEEE Trans. Knowl. Data Eng., 2019

Real-Time Data Retrieval in Cyber-Physical Systems with Temporal Validity and Data Availability Constraints.
IEEE Trans. Knowl. Data Eng., 2019

Boosting read-ahead efficiency for improved user experience on mobile devices.
SIGBED Rev., 2019

A Hardware-Accelerated Solution for Hierarchical Index-Based Merge-Join(Extended Abstract).
Proceedings of the 35th IEEE International Conference on Data Engineering, 2019

Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018
PATH: Performance-Aware Task Scheduling for Energy-Harvesting Nonvolatile Processors.
IEEE Trans. Very Large Scale Integr. Syst., 2018

Real-Time Data Retrieval With Multiple Availability Intervals in CPS Under Freshness Constraints.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

Energy Optimal Task Scheduling with Normally-Off Local Memory and Sleep-Aware Shared Memory with Access Conflict.
IEEE Trans. Computers, 2018

Race to idle or not: balancing the memory sleep time with DVS for energy minimization.
J. Comb. Optim., 2018

EasyConvPooling: Random Pooling with Easy Convolution for Accelerating Training and Testing.
CoRR, 2018

Work-in-Progress: Joint Network and Computing Resource Scheduling for Wireless Networked Control Systems.
Proceedings of the 2018 IEEE Real-Time Systems Symposium, 2018

Maximizing I/O throughput and minimizing performance variation via reinforcement learning based I/O merging for SSDs: work-in-progress.
Proceedings of the International Conference on Compilers, 2018

2017
Maximizing Common Idle Time on Multicore Processors With Shared Memory.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Stack-Size Sensitive On-Chip Memory Backup for Self-Powered Nonvolatile Processors.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017

An empirical study of F2FS on mobile devices.
Proceedings of the 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2017

2016
Energy-Aware Real-Time Task Scheduling on Local/Shared Memory Systems.
Proceedings of the 2016 IEEE Real-Time Systems Symposium, 2016

Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead.
Proceedings of the 53rd Annual Design Automation Conference, 2016

2015
Maximizing common idle time on multi-core processors with shared memory.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

Race to idle or not: balancing the memory sleep time with DVS for energy minimization.
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015

2014
Migration-Aware Loop Retiming for STT-RAM-Based Hybrid Cache in Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014

Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory.
Proceedings of the International Symposium on Low Power Electronics and Design, 2014

2013
Data re-allocation enabled cache locking for embedded systems.
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013

Migration-aware loop retiming for STT-RAM based hybrid cache for embedded systems.
Proceedings of the 24th International Conference on Application-Specific Systems, 2013


  Loading...