Gustavo Sanchez

Orcid: 0000-0002-8399-3014

According to our database1, Gustavo Sanchez authored at least 62 papers between 2008 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Learning-Based Fast VVC Affine Motion Estimation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022
Configurable Fast Block Partitioning for VVC Intra Coding Using Light Gradient Boosting Machine.
IEEE Trans. Circuits Syst. Video Technol., 2022

Cyber-Physical Equipment as a Service.
Proceedings of the Advances in System-Integrated Intelligence, 2022

Fast Transform Decision Scheme for VVC Intra-Frame Prediction Using Decision Trees.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

A Hardware-Friendly and Configurable Heuristic Targeting VVC Inter-Frame Prediction.
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022

2021
Subutai: Speeding Up Legacy Parallel Applications Through Data Synchronization.
IEEE Trans. Parallel Distributed Syst., 2021

Performance analysis of VVC intra coding.
J. Vis. Commun. Image Represent., 2021

Using curved angular intra-frame prediction to improve video coding efficiency.
J. Vis. Commun. Image Represent., 2021

Fast block partitioning scheme for chrominance intra prediction of versatile video coding standard.
J. Electronic Imaging, 2021

Learning-Based Complexity Reduction Scheme for VVC Intra-Frame Prediction.
Proceedings of the International Conference on Visual Communications and Image Processing, 2021

Analysis of VVC Intra Prediction Block Partitioning Structure.
Proceedings of the International Conference on Visual Communications and Image Processing, 2021

2020
Fast 3D-HEVC Depth Map Encoding Using Machine Learning.
IEEE Trans. Circuits Syst. Video Technol., 2020

3D-HEVC Bipartition Modes Encoder and Decoder Design Targeting High-Resolution Videos.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

Tile Adaptation for Workload Balancing of 3D-HEVC Encoder in Homogeneous Multicore Systems.
IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 2020

Parallelism exploration for 3D high-efficiency video coding depth modeling mode one.
J. Real Time Image Process., 2020

Multicore Parallelism Exploration Targeting 3D-HEVC Intra-Frame Prediction.
IEEE Des. Test, 2020

Fast Partitioning Decision Scheme for Versatile Video Coding Intra-Frame Prediction.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

Complexity Analysis Of VVC Intra Coding.
Proceedings of the IEEE International Conference on Image Processing, 2020

Fast Intra Mode Decision for 3D-HEVC Depth Map Coding using Decision Trees.
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020

Design on Project-Based Learning for Analog Circuits.
Proceedings of the IEEE Frontiers in Education Conference, 2020

2019
Performance Analysis of Depth Intra-Coding in 3D-HEVC.
IEEE Trans. Circuits Syst. Video Technol., 2019

Analysis of parallel encoding using tiles in 3D High Efficiency Video Coding.
Signal Image Video Process., 2019

TITAN: Tile Timing-Aware Balancing Algorithm for Speeding Up the 3D-HEVC Intra Coding.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

2018
A reduced computational effort mode-level scheme for 3D-HEVC depth maps intra-frame prediction.
J. Vis. Commun. Image Represent., 2018

Hardware-Oriented Wedgelet Evaluation Skip for DMM-1 in 3D-HEVC.
Proceedings of the 31st Symposium on Integrated Circuits and Systems Design, 2018

3D-HEVC DMM-1 Parallelism Exploration Targeting Multicore Systems.
Proceedings of the 31st Symposium on Integrated Circuits and Systems Design, 2018

Energy saving on DTN using trajectory inference model.
Proceedings of the 33rd Annual ACM Symposium on Applied Computing, 2018

High Efficient Architecture for 3D-HEVC DMM-1 Decoder Targeting 1080p Videos.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

DCDM-Intra: Dynamically Configurable 3D-HEVC Depth Maps Intra-Frame Prediction Algorithm.
Proceedings of the 2018 IEEE International Conference on Image Processing, 2018

Low Area Reconfigurable Architecture for 3D-HEVC DMMs Decoder Targeting 1080p Videos.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

Least-Squares Approximation Surfaces for High Quality Intra-Frame Prediction in Future Video Standards.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

Fast 3D-Hevc Depth Maps Intra-Frame Prediction Using Data Mining.
Proceedings of the 2018 IEEE International Conference on Acoustics, 2018

2017
Real-time scalable hardware architecture for 3D-HEVC bipartition modes.
J. Real Time Image Process., 2017

Energy-aware scheme for the 3D-HEVC depth maps prediction.
J. Real Time Image Process., 2017

Low-area scalable hardware architecture for DMM-1 encoder of 3D-HEVC video coding standard.
Proceedings of the 30th Symposium on Integrated Circuits and Systems Design: Chip on the Sands, 2017

Complexity reduction by modes reduction in RD-list for intra-frame prediction in 3D-HEVC depth maps.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

Edge-aware depth motion estimation - A complexity reduction scheme for 3D-HEVC.
Proceedings of the 25th European Signal Processing Conference, 2017

Depth modeling modes complexity control system for the 3D-HEVC video encoder.
Proceedings of the 25th European Signal Processing Conference, 2017

2016
DFPS: a fast pattern selector for depth modeling mode 1 in three-dimensional high-efficiency video coding standard.
J. Electronic Imaging, 2016

Energy-aware light-weight DMM-1 patterns decoders with efficiently storage in 3D-HEVC.
Proceedings of the 29th Symposium on Integrated Circuits and Systems Design, 2016

Solutions for DMM-1 complexity reduction in 3D-HEVC based on gradient calculation.
Proceedings of the IEEE 7th Latin American Symposium on Circuits & Systems, 2016

Real-time simplified edge detector architecture for 3D-HEVC depth maps coding.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

3D-HEVC depth maps intra prediction complexity analysis.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

Evaluation of emerging TSV-enabled main memories on the PARSEC benchmark.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

2015
DMMFast: a complexity reduction scheme for three-dimensional high-efficiency video coding intraframe depth map coding.
J. Electronic Imaging, 2015

S-GMOF: A gradient-based complexity reduction algorithm for depth-maps intra prediction on 3D-HEVC.
Proceedings of the IEEE 6th Latin American Symposium on Circuits & Systems, 2015

Complexity reduction for the 3D-HEVC depth maps coding.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2014
A complexity reduction algorithm for depth maps intra prediction on the 3D-HEVC.
Proceedings of the 2014 IEEE Visual Communications and Image Processing Conference, 2014

A Real-Time 5-Views HD 1080p Architecture for 3D-HEVC Depth Modeling Mode 4.
Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, 2014

Overview and quality analysis in 3D-HEVC emergent video coding standard.
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014

Complexity reduction for 3D-HEVC depth maps intra-frame prediction using simplified edge detector algorithm.
Proceedings of the 2014 IEEE International Conference on Image Processing, 2014

2013
A fast hardware-friendly motion estimation algorithm and its VLSI design for real time ultra high definition applications.
Proceedings of the 4th IEEE Latin American Symposium on Circuits and Systems, 2013

A hardware friedly motion estimation algorithm for the emergent HEVC standard and its low power hardware design.
Proceedings of the IEEE International Conference on Image Processing, 2013

ES&IS: Enhanced Spread and Iterative Search hardware-friendly motion estimation algorithm for the HEVC Standard.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

2012
DMPDS: A Fast Motion Estimation Algorithm Targeting High Resolution Videos and Its FPGA Implementation.
Int. J. Reconfigurable Comput., 2012

Spread and Iterative Search: A High Quality Motion Estimation Algorithm for High Definition Videos and Its VLSI Design.
Proceedings of the 2012 IEEE International Conference on Multimedia and Expo, 2012

High performance hardware architectures for the inverse Rotational Transform of the emerging HEVC standard.
Proceedings of the 19th IEEE International Conference on Image Processing, 2012

2011
An efficient ME architecture for high definition videos using the new MPDS algorithm.
Proceedings of the 24th Symposium on Integrated Circuits and Systems Design, 2011

A real time HDTV motion estimation architecture for the new MPDS algorithm.
Proceedings of EUROCON 2011, 2011

2010
HCS: A New Local Search Strategy for Memetic Multiobjective Evolutionary Algorithms.
IEEE Trans. Evol. Comput., 2010

2009
Modelling Hot Deformation Of Fe-Ni Alloys For The Aerospace Industry.
Proceedings of the European Conference on Modelling and Simulation, 2009

2008
A new memetic strategy for the numerical treatment of multi-objective optimization problems.
Proceedings of the Genetic and Evolutionary Computation Conference, 2008


  Loading...