Hongzheng Chen

Orcid: 0000-0002-6617-0075

According to our database1, Hongzheng Chen authored at least 13 papers between 2019 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Formal Verification of Source-to-Source Transformations for HLS.
Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2024

A Comprehensive Evaluation of FPGA-Based Spatial Acceleration of LLMs.
Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2024

2023
Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference.
CoRR, 2023

Decoupled Model Schedule for Deep Learning Training.
CoRR, 2023

BGL: GPU-Efficient GNN Training by Optimizing Graph Data I/O and Preprocessing.
Proceedings of the 20th USENIX Symposium on Networked Systems Design and Implementation, 2023

2022
Structured Pruning is All You Need for Pruning CNNs at Initialization.
CoRR, 2022

HeteroFlow: An Accelerator Programming Model with Decoupled Data Placement for Software-Defined FPGAs.
Proceedings of the FPGA '22: The 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Virtual Event, USA, 27 February 2022, 2022

Accelerator design with decoupled hardware customizations: benefits and challenges: invited.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

2021
Krill: a compiler and runtime system for concurrent graph processing.
Proceedings of the International Conference for High Performance Computing, 2021

FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations.
Proceedings of the FPGA '21: The 2021 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Virtual Event, USA, February 28, 2021

2020
Entropy-Directed Scheduling for FPGA High-Level Synthesis.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

2019
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS.
Proceedings of the International Conference on Computer-Aided Design, 2019

A Deep-Reinforcement-Learning-Based Scheduler for High-Level Synthesis.
Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2019


  Loading...