Krishna M. Kavi

According to our database1, Krishna M. Kavi authored at least 107 papers between 1982 and 2017.

Collaborative distances :

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Homepage:

On csauthors.net:

Bibliography

2017
Exploring the Processing-in-Memory design space.
Journal of Systems Architecture - Embedded Systems Design, 2017

Dataflow based Near Data Computing Achieves Excellent Energy Efficiency.
Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, 2017

DVFS Space Exploration in Power Constrained Processing-in-Memory Systems.
Proceedings of the Architecture of Computing Systems - ARCS 2017, 2017

HBM-Resident Prefetching for Heterogeneous Memory System.
Proceedings of the Architecture of Computing Systems - ARCS 2017, 2017

2016
Prefetching as a Potentially Effective Technique for Hybrid Memory Optimization.
Proceedings of the Second International Symposium on Memory Systems, 2016

2015
Memory organizations for 3D-DRAMs and PCMs in processor memory hierarchy.
Journal of Systems Architecture - Embedded Systems Design, 2015

Concurrency, Synchronization, and Speculation - The Dataflow Way.
Advances in Computers, 2015

Recycling trash in cache.
Proceedings of the 2015 ACM SIGPLAN International Symposium on Memory Management, 2015

Ontology of Secure Service Level Agreement.
Proceedings of the 16th IEEE International Symposium on High Assurance Systems Engineering, 2015

Processing-in-Memory: Exploring the Design Space.
Proceedings of the Architecture of Computing Systems - ARCS 2015, 2015

2014
Potential Energy Savings through Eliminating Unnecessary Writes in the Cache-Memory Hierarchy.
I. J. Comput. Appl., 2014

Hardware and Application Profiling Tools.
Advances in Computers, 2014

Trash in cache: detecting eternally silent stores.
Proceedings of the workshop on Memory Systems Performance and Correctness, 2014

Improving Node-Level MapReduce Performance Using Processing-in-Memory Technologies.
Proceedings of the Euro-Par 2014: Parallel Processing Workshops, 2014

3D DRAM and PCMs in Processor Memory Hierarchy.
Proceedings of the Architecture of Computing Systems - ARCS 2014, 2014

2013
Gleipnir: a memory profiling and tracing tool.
SIGARCH Computer Architecture News, 2013

Finding Near-Optimum Message Scheduling Settings for SHA-256 Variants Using Genetic Algorithms.
J. Inf. Sci. Eng., 2013

A Multi-core Memory Organization for 3-D DRAM as Main Memory.
Proceedings of the Architecture of Computing Systems - ARCS 2013, 2013

2012
A comparative analysis of performance improvement schemes for cache memories.
Computers & Electrical Engineering, 2012

Trace Driven Data Structure Transformations.
Proceedings of the 2012 SC Companion: High Performance Computing, 2012

New Memory Organizations for 3D DRAM and PCMs.
Proceedings of the Architecture of Computing Systems - ARCS 2012 - 25th International Conference, Munich, Germany, February 28, 2012

2011
International Conference on Computational Science, ICCS 2011 Gleipnir: A Memory Analysis Tool.
Proceedings of the International Conference on Computational Science, 2011

Parabilis: Speeding up Single-Threaded Applications by Extracting Fine-Grained Threads for Multi-core Execution.
Proceedings of the 10th International Symposium on Parallel and Distributed Computing, 2011

Evaluation of Techniques to Improve Cache Access Uniformities.
Proceedings of the International Conference on Parallel Processing, 2011

2009
Smaller Split L-1 Data Caches for Multi-core Processing Systems.
Proceedings of the 10th International Symposium on Pervasive Systems, 2009

Improving Uniformity of Cache Access Pattern using Split Data Caches.
Proceedings of the 22nd International Conference on Parallel and Distributed Computing and Communication Systems, 2009

2008
Real-Time Systems: An Introduction and the State-of-the-Art.
Proceedings of the Wiley Encyclopedia of Computer Science and Engineering, 2008

Dataflow Computers: Their History and Future.
Proceedings of the Wiley Encyclopedia of Computer Science and Engineering, 2008

An Ontology-Based Integrated Assessment Framework for High-Assurance Systems.
Proceedings of the 2th IEEE International Conference on Semantic Computing (ICSC 2008), 2008

A Non-blocking Multithreaded Architecture with Support for Speculative Threads.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2008

2007
Feasibility of decoupling memory management from the execution pipeline.
Journal of Systems Architecture, 2007

A non-preemptive scheduling algorithm for soft real-time systems.
Computers & Electrical Engineering, 2007

Reconfigurable split data caches: a novel scheme for embedded systems.
Proceedings of the 2007 ACM Symposium on Applied Computing (SAC), 2007

Estimate Validity Regions for Nearest Neighbor Queries.
Proceedings of the ICSOFT 2007, 2007

A Methodology to Evaluate Agent Oriented Software Engineering Techniques.
Proceedings of the 40th Hawaii International International Conference on Systems Science (HICSS-40 2007), 2007

2006
Making a case for split data caches for embedded applications.
SIGARCH Computer Architecture News, 2006

Intelligent memory manager: Reducing cache pollution due to memory management functions.
Journal of Systems Architecture, 2006

Tiny split data-caches make big performance impact for embedded applications.
J. Embedded Computing, 2006

A Page-based Hybrid (Software-Hardware) Dynamic Memory Allocator.
Computer Architecture Letters, 2006

Performance Enhancement by Eliminating Redundant Function Execution.
Proceedings of the Proceedings 39th Annual Simulation Symposium (ANSS-39 2006), 2006

A Study of Reconfigurable Split Data Caches and Instruction Caches.
Proceedings of the ISCA 19th International Conference on Parallel and Distributed Computing Systems, 2006

A Hardware Assisted High Performance PHK Memory Manager.
Proceedings of the ISCA 19th International Conference on Parallel and Distributed Computing Systems, 2006

Speculative Thread Execution in a Multithreaded Dataflow Architecture.
Proceedings of the ISCA 19th International Conference on Parallel and Distributed Computing Systems, 2006

2005
Improving data cache performance with integrated use of split caches, victim cache and stream buffers.
SIGARCH Computer Architecture News, 2005

An Efficient Non-Preemptive Real-Time Scheduling.
Proceedings of the ISCA 18th International Conference on Parallel and Distributed Computing Systems, 2005

2004
What can we gain by unfolding loops?
SIGPLAN Notices, 2004

Multi-Agent System Case Studies in Command and Control, Information Fusion and Datat Managment.
Informatica (Slovenia), 2004

A Study of Separate Array and Scalar Caches.
Proceedings of the 18th Annual Symposium on High Performance Computing Systems and Applications, 2004

2003
An Unfolding-Based Loop Optimization Technique.
Proceedings of the Software and Compilers for Embedded Systems, 7th International Workshop, 2003

Loop Transformation Techniques To Aid In Loop Unrolling and Multithreading.
Proceedings of the ISCA 16th International Conference on Parallel and Distributed Computing Systems, 2003

Utilization of Separate Caches to Eliminate Cache Pollution Caused by Memory Management Functions.
Proceedings of the ISCA 16th International Conference on Parallel and Distributed Computing Systems, 2003

2002
Mutual Exclusion on Optical Buses.
Parallel Processing Letters, 2002

Visual requirement representation.
Journal of Systems and Software, 2002

Modeling Multithreaded Applications Using Petri Nets.
International Journal of Parallel Programming, 2002

2001
Scheduled Dataflow: Execution Paradigm, Architecture, and Performance Evaluation.
IEEE Trans. Computers, 2001

File Allocation Algorithms to Minimize Data Transmission Time in Distributed Computing Systems.
J. Inf. Sci. Eng., 2001

Storage Allocation for Real-Time, Embedded Systems.
Proceedings of the Embedded Software, First International Workshop, 2001

Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications.
Proceedings of the ISCA 14th International Conference on Parallel and Distributed Computing Systems, 2001

2000
Multimedia File Allocation on VC Networks Using Multipath Routing.
IEEE Trans. Computers, 2000

Execution and Cache Performance of the Scheduled Dataflow Architecture.
J. UCS, 2000

Shared memory and distributed shared memory systems: A survey.
Advances in Computers, 2000

1999
Computer Systems Research: The Pressure Is On.
IEEE Computer, 1999

A Decoupled Scheduled Dataflow Multithreaded Architecture.
Proceedings of the 1999 International Symposium on Parallel Architectures, 1999

Fault-Tolerance Using Cache-Coherent Distributed Shared Memory Systems.
Proceedings of the 1999 International Symposium on Parallel Architectures, 1999

Concurrent Data Access in Mobile Heterogeneous Systems.
Proceedings of the 32nd Annual Hawaii International Conference on System Sciences (HICSS-32), 1999

1998
Cyclic Staggered Scheme: A Loop Allocation Policy for DOACROSS Loops.
IEEE Trans. Computers, 1998

Design of cache memories for dataflow architecture.
Journal of Systems Architecture, 1998

Multithreaded Systems.
Advances in Computers, 1998

Memory Latency And Thread Migration Challenges For Distributed Shared Memory Systems.
Proceedings of the Thirty-First Annual Hawaii International Conference on System Sciences, 1998

1997
Parallelization of DOALL and DOACROSS Loops - A Survey.
Advances in Computers, 1997

Multi-Threaded Systems: Issues, Solutions and Future.
Proceedings of the 30th Annual Hawaii International Conference on System Sciences (HICSS-30), 1997

VL-STAG: An Allocation Policy for DOACROSS Loops.
Proceedings of the IASTED International Conference on Parallel and Distributed Systems, 1997

1996
Guest Editors' Introduction: Software Tools Assessment.
IEEE Software, 1996

Specification and Analysis of Real-Time Systems Using CSP and Petri Nets.
International Journal of Software Engineering and Knowledge Engineering, 1996

Cache Memories for Dataflow Systems.
IEEE P&DT, 1996

A loop allocation policy for DOACROSS loops.
Proceedings of the Eighth IEEE Symposium on Parallel and Distributed Processing, 1996

1995
Cache memories in dataflow architecture.
Proceedings of the Seventh IEEE Symposium on Parallel and Distributed Processing, 1995

Design of Cache Memories for Multi-Threaded Dataflow Architecture.
Proceedings of the 22nd Annual International Symposium on Computer Architecture, 1995

Reliability analysis of CSP specifications using Petri nets and Markov processes.
Proceedings of the 28th Annual Hawaii International Conference on System Sciences (HICSS-28), 1995

1994
Straggered Scheme: A Loop Allocation Policy.
Proceedings of the PARLE '94: Parallel Architectures and Languages Europe, 1994

Loop Allocation Scheme for Multithreaded Dataflow Computers.
Proceedings of the 8th International Symposium on Parallel Processing, 1994

Specification of Stochastic Properties with CSP.
Proceedings of the Proceedings 1994 International Conference on Parallel and Distributed Systems, 1994

Improvements to the ETS Dynamic Dataflow Architecture.
Proceedings of the 27th Annual Hawaii International Conference on System Sciences (HICSS-27), 1994

A Performability Model for Soft Real-Time Systems.
Proceedings of the 27th Annual Hawaii International Conference on System Sciences (HICSS-27), 1994

1993
Cache Design for an Explicit Token Store Data Flow Architecture.
Proceedings of the Fifth IEEE Symposium on Parallel and Distributed Processing, 1993

PARSA: A Parallel Program Scheduling and Assessment Environment.
Proceedings of the 1993 International Conference on Parallel Processing, 1993

1992
Parallelism in Object-Oriented Languages: A Survey.
IEEE Software, 1992

Reliability Measurement: From Theory to Practice.
IEEE Software, 1992

Real-time systems design methodologies: An introduction and a survey.
Journal of Systems and Software, 1992

Hierarchical Interconnection Networks: Routing Performance in the Presence of Faults.
Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing, 1992

SUVS: a distributed real-time system testbed for fault-tolerant computing.
Proceedings of the 1992 ACM/SIGAPP Symposium on Applied Computing: Technological Challenges of the 1990's, 1992

Extending N-grid group authorization using compact encoding.
Proceedings of the 1992 ACM/SIGAPP Symposium on Applied Computing: Technological Challenges of the 1990's, 1992

A New Cache Coherency and Address Translation Consistency Protocol.
Proceedings of the 1992 International Conference on Parallel Processing, 1992

An Efficient Data Interface for Heterogeneous Distributed Environments.
Proceedings of the 12th International Conference on Distributed Computing Systems, 1992

Real-time systems - abstractions, languages, and design methodologies.
IEEE, ISBN: 978-0-8186-3152-8, 1992

1991
Specification of concurrent processes using a dataflow model of computation and partially ordered events.
Journal of Systems and Software, 1991

Stochastic Data flow Graph Models for the Reliability Analysis of Interconnection and Computer Networks.
J. Inf. Sci. Eng., 1991

A Heterogeneous Distributed Processing Interface Specification Language.
Proceedings of the International Conference on Parallel Processing, 1991

1990
A decomposition approach for analysis of parallel processing systems.
Proceedings of the Second IEEE Symposium on Parallel and Distributed Processing, 1990

An n-grid model for group authorization.
Proceedings of the Sixth Annual Computer Security Applications Conference, 1990

1987
Isomorphisms Between Petri Nets and Dataflow Graphs.
IEEE Trans. Software Eng., 1987

Architectural Support for Object Oriented Languages.
Proceedings of the COMPCON'87, 1987

1986
A Formal Definition of Data Flow Graph Models.
IEEE Trans. Computers, 1986

1984
Architecture Quality.
Operating Systems Review, 1984

Message Repository Definitional Facility: An Architectural Model for Interprocess Communication.
Proceedings of the 11th Annual Symposium on Computer Architecture, 1984

1982
Effect of Declarations on Software Metrics: An Experiment in Software Science.
SIGMETRICS Performance Evaluation Review, 1982

HLL architectures: Pitfalls and predilections.
Proceedings of the 9th International Symposium on Computer Architecture (ISCA 1982), 1982


  Loading...