Massimo Bombana

According to our database1, Massimo Bombana authored at least 14 papers between 1992 and 2004.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2004
A Design Methodology for the Exploitation of High Level Communication Synthesis.
Proceedings of the 2004 Design, 2004

2003
SystemC-VHDL Co-Simulation and Synthesis in the HW Domain.
Proceedings of the 2003 Design, 2003

2000
A Case Study in Design Space Exploration: The Tosca Environment Applied to a Telecommunication Link Controller.
IEEE Des. Test Comput., 2000

1998
IP-based design of custom field programmable network processors.
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998

ATM Cell Modelling using Objective VHDL.
Proceedings of the ASP-DAC '98, 1998

1997
Property verification in the design of telecom applications.
Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, 1997

1995
Design-Flow and Synthesis for ASICs: A Case Study.
Proceedings of the 32st Conference on Design Automation, 1995

1994
ALADIN: a multilevel testability analyzer for VLSI system design.
IEEE Trans. Very Large Scale Integr. Syst., 1994

Quantitative Evaluation of Formal Based Synthesis in ASIC Design.
Proceedings of the Theorem Provers in Circuit Design, 1994

1993
A design methodology for the correct specification of VLSI systems.
Microprocess. Microprogramming, 1993

An Expert Solution to Functional Testability Analysis of VLSI Circuits.
Proceedings of the SEKE'93, 1993

Reduction of Fault Detection Costs through Testable Design of Sequential Architectures with Signal Feedbacks.
Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, 1993

1992
Specification and Formal Synthesis of Digital Circuits.
Proceedings of the Higher Order Logic Theorem Proving and its Applications, 1992

A multi level testability assistant for VLSI design.
Proceedings of the conference on European design automation, 1992


  Loading...