Matthias Kühnle

According to our database1, Matthias Kühnle authored at least 15 papers between 2006 and 2013.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems.
ACM Trans. Embed. Comput. Syst., 2013

2012
Hardwarenahe Simulation in SystemC zur Analyse dynamisch rekonfigurierbarer Systeme.
PhD thesis, 2012

Modeling and Implementation of a Power Estimation Methodology for SystemC.
Int. J. Reconfigurable Comput., 2012

2011
HLA-based simulation environment for distributed SystemC simulation.
Proceedings of the 4th International ICST Conference on Simulation Tools and Techniques, 2011

A statistical power estimation methodology embedded in a SystemC code translator.
Proceedings of the 24th Symposium on Integrated Circuits and Systems Design, 2011

An approach for power and performance evaluation of reconfigurable SoC at mixed abstraction levels.
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011

The Study of a Dynamic Reconfiguration Manager for Systems-on-Chip.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2011

2009
A multi-core signal processor for heterogeneous reconfigurable computing.
Proceedings of the 2008 IEEE International Symposium on System-on-Chip, 2009

2008
An Interconnect Strategy for a Heterogeneous, Reconfigurable SoC.
IEEE Des. Test Comput., 2008

A framework for dynamic 2D placement on FPGAs.
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008

Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor.
Proceedings of the Design, Automation and Test in Europe, 2008

2007
Modelling and Simulation of Dynamic and Partially Reconfigurable Systems using SystemC.
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007

A General Purpose Partially Reconfigurable Processor Simulator (PReProS).
Proceedings of the 21th International Parallel and Distributed Processing Symposium (IPDPS 2007), 2007


2006
New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits.
Proceedings of the 2006 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), 2006


  Loading...