Philippe Bonnot

Affiliations:
  • Thales, Toulouse, France


According to our database1, Philippe Bonnot authored at least 15 papers between 1999 and 2018.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2018
Hypervisor-Based Multicore Feedback Control of Mixed-Criticality Systems.
IEEE Access, 2018

2014
Cross-layer early reliability evaluation: Challenges and promises.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014

2013
MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems.
ACM Trans. Embed. Comput. Syst., 2013

Reliability challenges of real-time systems in forthcoming technology nodes.
Proceedings of the Design, Automation and Test in Europe, 2013

2011
The MORPHEUS Heterogeneous Dynamically Reconfigurable Platform.
Int. J. Parallel Program., 2011

Towards improved survivability in safety-critical systems.
Proceedings of the 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 2011

Definition of a Regular and Configurable SIMD Architecture for Image Processing Accelerators.
Proceedings of the ARCS 2011, 2011

SYNAPTIC Project: Regularity Applied to Enhance Manufacturability and Yield at Several Abstraction Levels.
Proceedings of the ARCS 2011, 2011

2010
Design for Embedded Reconfigurable Systems Using MORPHEUS Platform.
Proceedings of the VLSI 2010 Annual Symposium - Selected papers, 2010

System Level Design for Embedded Reconfigurable Systems Using MORPHEUS Platform.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010

2008
Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor.
Proceedings of the Design, Automation and Test in Europe, 2008

Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA.
Proceedings of the Design, Automation and Test in Europe, 2008

2007

2000
PROMPT: a mapping environment for telecom applications on "system-on-a-chip".
Proceedings of the 2000 International Conference on Compilers, 2000

1999
A multi-GOPS SIMD core for systematic signal processing.
Proceedings of the 6th IEEE International Conference on Electronics, Circuits and Systems, 1999


  Loading...