Nobukazu Takai

According to our database1, Nobukazu Takai authored at least 39 papers between 1998 and 2020.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
Determination of circuit topology and element values from desired characteristics by machine learning.
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020

2019
Self-improvement of OPAmp parameters using Q-Learning.
Proceedings of the 16th International Conference on Synthesis, 2019

2018
Inference of Suitable for Required Specification Analog Circuit Topology using Deep Learning.
Proceedings of the 2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), 2018

Output Voltage Ripple Compensation for Switching Power Supply in EMI Reduction Method with Theoretical Analysis.
Proceedings of the 2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), 2018

2017
Automatic Design of Operational Amplifier Utilizing both Equation-Based Method and Genetic Algorithm.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2017

EMI reduction technique with noise spread spectrum using swept frequency modulation for hysteretic DC-DC converters.
Proceedings of the 2017 International Symposium on Intelligent Signal Processing and Communication Systems, 2017

Noise spread spectrum with adjustable notch frequency in complex pulse coding controlled DC-DC converters.
Proceedings of the 2017 International Symposium on Intelligent Signal Processing and Communication Systems, 2017

Automatic design of the analog integrated circuit based on Equation-Based and Characterize results.
Proceedings of the 2017 International Symposium on Intelligent Signal Processing and Communication Systems, 2017

OP-AMP sizing by inference of element values using machine learning.
Proceedings of the 2017 International Symposium on Intelligent Signal Processing and Communication Systems, 2017

Delay-time suppression technique for DC/DC buck converter using voltage mode PWM control.
Proceedings of the 2017 International Symposium on Intelligent Signal Processing and Communication Systems, 2017

2015
Automatic design of RC polyphase filters with small element value spread using genetic algorithm.
Proceedings of the 2015 International Symposium on Intelligent Signal Processing and Communication Systems, 2015

Comparator circuits automation by combination of distributed genetic algorithm and HSPICE optimization.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

High efficiency single-inductor dual-output DC-DC converter with ZVS-PWM control.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

Automatic design of doubly-terminated RC polyphase filters by using distributed genetic algorithm.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

EMI reduction by analog noise spread spectrum in new ripple controlled converter.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

Selectable notch frequencies of EMI spread spectrum using pulse modulation in switching converter.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

2013
Multi-bit Sigma-Delta TDC Architecture with Improved Linearity.
J. Electron. Test., 2013

An Analysis of Stochastic Self-Calibration of TDC Using Two Ring Oscillators.
Proceedings of the 22nd Asian Test Symposium, 2013

2012
Multi-bit sigma-delta TDC architecture with self-calibration.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

Single inductor dual output DC-DC converter design with exclusive control.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

Digitally-controlled Gm-C bandpass filter.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

DC-DC converter with continuous-time feed-forward Sigma-Delta modulator control.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2011
Design for Testability That Reduces Linearity Testing Time of SAR ADCs.
IEICE Trans. Electron., 2011

2010
SAR ADC Algorithm with Redundancy and Digital Error Correction.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2010

ADC linearity test signal generation algorithm.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

Single inductor DC-DC converter with bipolar outputs using charge pump.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

Non-binary SAR ADC with digital error correction for low power applications.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

SAR ADC that is configurable to optimize yield.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

Stochastic TDC architecture with self-calibration.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2009
Steep Down-Slope Sawtooth Wave Generator Utilizing Two Triangluar Waves Exclusively.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009

EMI Reduction by Spread-Spectrum Clocking in Digitally-Controlled DC-DC Converters.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009

A Time-to-Digital Converter with small circuitry.
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009

2008
SAR ADC algorithm with redundancy.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

New architecture for envelope-tracking power amplifier for base station.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2007
Compensation method of amplitude error in sawtooth wave generator.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

2005
Rail-to-Rail OTA Based on Signal Decomposition.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005

Rail-to-Rail OTA Utilizing Linear V-I Conversion Circuit Whose Input Stage is Composed of Single Channel MOSFETs.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005

Rail-to-rail OTA utilizing linear V-I conversion circuit using single channel MOSFETs for input stage.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005

1998
GaAs MESFET multi-output current mirrors and their application to high frequency filters.
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998


  Loading...