Peter R. Wilson

Affiliations:
  • University of Southampton, UK


According to our database1, Peter R. Wilson authored at least 42 papers between 1985 and 2016.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2016
Sequence-Aware Watermark Design for Soft IP Embedded Processors.
IEEE Trans. Very Large Scale Integr. Syst., 2016

2014
Delay Test for Diagnosis of Power Switches.
IEEE Trans. Very Large Scale Integr. Syst., 2014

Clock-modulation based watermark for protection of embedded processors.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

2012
Behavioural synthesis utilising recursive definitions.
IET Comput. Digit. Tech., 2012

Automated critical device identification for configurable analogue transistors.
Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012

2011
Behavioral simulation and synthesis of biological neuron systems using synthesizable VHDL.
Neurocomputing, 2011

2010
Innovative Teaching of IC Design and Manufacture Using the Superchip Platform.
IEEE Trans. Educ., 2010

Power analysis detectable watermarks for protecting intellectual property.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

A communication infrastructure for a million processor machine.
Proceedings of the 7th Conference on Computing Frontiers, 2010

2009
Optimal sizing of configurable devices to reduce variability in integrated circuits.
Proceedings of the Design, Automation and Test in Europe, 2009

Improved performance and variation modelling for hierarchical-based optimisation of analogue integrated circuits.
Proceedings of the Design, Automation and Test in Europe, 2009

2008
Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

Advanced Encryption Standard (AES) implementation with increased DPA resistance and low overhead.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

SpiNNaker: The Design Automation Problem.
Proceedings of the Advances in Neuro-Information Processing, 15th International Conference, 2008

Yield model characterization for analog integrated circuit using Pareto-optimal surface.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

Advancement in color image processing using Geometric Algebra.
Proceedings of the 2008 16th European Signal Processing Conference, 2008

A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits.
Proceedings of the Design, Automation and Test in Europe, 2008

The Superchip: Innovative teaching of IC design and manufacture.
Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, 2008

Improved Phase Noise Model for Ultra Wideband VCO.
Proceedings of the 2008 IEEE International Behavioral Modeling and Simulation Workshop, 2008

Behavioural Simulation and Synthesis of Biological Neuron Systems using VHDL.
Proceedings of the 2008 IEEE International Behavioral Modeling and Simulation Workshop, 2008

Behavioural Performance and Variation Modelling for Hierarchical-based Analogue IC Design.
Proceedings of the 2008 IEEE International Behavioral Modeling and Simulation Workshop, 2008

2007
Editorial Advances in Electronics Systems Simulation.
IET Comput. Digit. Tech., 2007

2006
Timeless Discretization of Magnetization Slope in the Modeling of Ferromagnetic Hysteresis.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2006

Power aware learning for class AB analogue VLSI neural network.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
A novel switched-current phase locked loop.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Behavioural modeling and simulation of a switched-current phase locked loop.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Power scalable implementation of Artificial Neural Networks.
Proceedings of the 12th IEEE International Conference on Electronics, 2005

2004
A behavioral synthesis system for asynchronous circuits.
IEEE Trans. Very Large Scale Integr. Syst., 2004

Multiple domain behavioral modeling using VHDL-AMS.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A novel approach to mixed-domain behavioral modeling of ferromagnetic hysteresis in VHDL-AMS.
Proceedings of the Forum on specification and Design Languages, 2004

Efficient Mixed-Domain Behavioural Modeling of Ferromagnetic Hysteresis Implemented in VHDL-AMS.
Proceedings of the 2004 Design, 2004

A General Purpose Behavioural Asynchronous Synthesis System.
Proceedings of the 10th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2004), 2004

2002
Behavioural Modelling of Operational Amplifier Faults Using VHDL-AMS.
Proceedings of the 2002 Design, 2002

1992
EUG'91 Meeting Notes.
SIGMOD Rec., 1992

A note on curve equality.
Proceedings of the Geometric Modeling for Product Realization, Selected and Expanded Papers from the IFIP TC5/WG5.2 Working Conference on Geometric Modeling, Rensselaerville, NY, USA, 27 September, 1992

A view of STEP.
Proceedings of the Geometric Modeling for Product Realization, Selected and Expanded Papers from the IFIP TC5/WG5.2 Working Conference on Geometric Modeling, Rensselaerville, NY, USA, 27 September, 1992

1991
Standards: past tense and future perfect? [graphics].
IEEE Computer Graphics and Applications, 1991

1987
Information and/or Data?
IEEE Computer Graphics and Applications, 1987

A Short History of CAD Data Transfer Standards.
IEEE Computer Graphics and Applications, 1987

Conic Representations for Shape Description.
IEEE Computer Graphics and Applications, 1987

1985
Interfaces for Data Transfer Between Solid Modeling Systems.
IEEE Computer Graphics and Applications, 1985

Euler Formulas and Geometric Modeling.
IEEE Computer Graphics and Applications, 1985


  Loading...