Samuel Antão

Affiliations:
  • INESC-ID, Portugal


According to our database1, Samuel Antão authored at least 29 papers between 2008 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023

2019
Enabling UQ for Complex Modelling Workflows.
Proceedings of the Computational Science - ICCS 2019, 2019

2018
BaaS - Bioinformatics as a Service.
Proceedings of the Euro-Par 2018: Parallel Processing Workshops, 2018

Uncertainty quantification-as-a-service.
Proceedings of the 28th Annual International Conference on Computer Science and Software Engineering, 2018

2017
Efficient Fork-Join on GPUs Through Warp Specialization.
Proceedings of the 24th IEEE International Conference on High Performance Computing, 2017

2016
Performance Analysis and Optimization of Clang's OpenMP 4.5 GPU Support.
Proceedings of the 7th International Workshop on Performance Modeling, 2016

Offloading Support for OpenMP in Clang and LLVM.
Proceedings of the Third Workshop on the LLVM Compiler Infrastructure in HPC, 2016


2015
Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations.
IEEE Trans. Very Large Scale Integr. Syst., 2015

Active Memory Cube: A processing-in-memory architecture for exascale systems.
IBM J. Res. Dev., 2015

Integrating GPU support for OpenMP offloading directives into Clang.
Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC, 2015

Performance analysis of OpenMP on a GPU using a CORAL proxy application.
Proceedings of the 6th International Workshop on Performance Modeling, 2015

Progressive Codesign of an Architecture and Compiler Using a Proxy Application.
Proceedings of the 27th International Symposium on Computer Architecture and High Performance Computing, 2015

Exploiting Fine- and Coarse-Grained Parallelism Using a Directive Based Approach.
Proceedings of the OpenMP: Heterogenous Execution and Data Movements, 2015

Data access optimization in a processing-in-memory system.
Proceedings of the 12th ACM International Conference on Computing Frontiers, 2015

2014
A Flexible Architecture for Modular Arithmetic Hardware Accelerators based on RNS.
J. Signal Process. Syst., 2014

Coordinating GPU threads for OpenMP 4.0 in LLVM.
Proceedings of the 2014 LLVM Compiler Infrastructure in HPC, 2014

2013
On the Design of RNS Reverse Converters for the Four-Moduli Set ${\bf\{2^{\mmb n}+1, 2^{\mmb n}-1, 2^{\mmb n}, 2^{{\mmb n}+1}+1\}}$.
IEEE Trans. Very Large Scale Integr. Syst., 2013

A Lab Project on the Design and Implementation of Programmable and Configurable Embedded Systems.
IEEE Trans. Educ., 2013

The CRNS framework and its application to programmable and reconfigurable cryptography.
ACM Trans. Archit. Code Optim., 2013

An RNS-based architecture targeting hardware accelerators for modular arithmetic.
Proceedings of the IEEE International Conference on Acoustics, 2013

2012
Corrections to "MRC-Based RNS Reverse Converters for the Four-Moduli Sets 2<sup>n</sup>+1, 2<sup>n</sup>-1, 2<sup>n</sup>, 2<sup>2n+1</sup>-1 and 2<sup>n</sup>+1, 2<sup>n</sup>-1, 2<sup>2n</sup>, 2<sup>2n+1</sup>-1".
IEEE Trans. Circuits Syst. II Express Briefs, 2012

MRC-Based RNS Reverse Converters for the Four-Moduli Sets 2<sup>n</sup>+1, 2<sup>n</sup>-1, 2<sup>n</sup>, 2<sup>2n+1</sup>-1 and 2<sup>n</sup>+1, 2<sup>n</sup>-1, 2<sup>2n</sup>, 2<sup>2n+1</sup>-1.
IEEE Trans. Circuits Syst. II Express Briefs, 2012

RNS-Based Elliptic Curve Point Multiplication for Massive Parallel Architectures.
Comput. J., 2012

VLSI Reverse Converter for RNS Based on the Moduli Set.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012

2010
Exploiting SIMD extensions for linear image processing with OpenCL.
Proceedings of the 28th International Conference on Computer Design, 2010

Elliptic Curve point multiplication on GPUs.
Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors, 2010

2009
Compact and Flexible Microcoded Elliptic Curve Processor for Reconfigurable Devices.
Proceedings of the FCCM 2009, 2009

2008
Efficient FPGA elliptic curve cryptographic processor over GF(2<sup>m</sup>).
Proceedings of the 2008 International Conference on Field-Programmable Technology, 2008


  Loading...