Kevin O'Brien

Orcid: 0000-0001-7980-640X

Affiliations:
  • IBM Thomas J. Watson Research Center, Yorktown Heights, USA


According to our database1, Kevin O'Brien authored at least 55 papers between 1991 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
GPT-4 Generated Narratives of Life Events using a Structured Narrative Prompt: A Validation Study.
CoRR, 2024

2023
A Structured Narrative Prompt for Prompting Narratives from Large Language Models: Sentiment Assessment of ChatGPT-Generated Narratives and Real Tweets.
Future Internet, 2023

2022
Growing an Explanation of Health Inequities in Norfolk, VA with an Agent-Based Model.
Proceedings of the Modelling and Simulation for Autonomous Systems, 2022

2020
Compiling ONNX Neural Network Models Using MLIR.
CoRR, 2020

2019
Agent-Based Model Characterization Using Natural Language Processing.
Proceedings of the 2019 Winter Simulation Conference, 2019


POSTER: CogR: Exploiting Program Structures for Machine-Learning Based Runtime Solutions.
Proceedings of the 28th International Conference on Parallel Architectures and Compilation Techniques, 2019

2017
Implementing implicit OpenMP data sharing on GPUs.
Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC, 2017

Efficient Fork-Join on GPUs Through Warp Specialization.
Proceedings of the 24th IEEE International Conference on High Performance Computing, 2017

2016
Optoelectronically innervated soft prosthetic hand via stretchable optical waveguides.
Sci. Robotics, 2016

Height Resolution of Antibody Spots Measured by Spinning-Disk Interferometry on the BioCD.
Micromachines, 2016

Performance Analysis and Optimization of Clang's OpenMP 4.5 GPU Support.
Proceedings of the 7th International Workshop on Performance Modeling, 2016

Offloading Support for OpenMP in Clang and LLVM.
Proceedings of the Third Workshop on the LLVM Compiler Infrastructure in HPC, 2016

2015
Integrating GPU support for OpenMP offloading directives into Clang.
Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC, 2015

Performance analysis of OpenMP on a GPU using a CORAL proxy application.
Proceedings of the 6th International Workshop on Performance Modeling, 2015

Progressive Codesign of an Architecture and Compiler Using a Proxy Application.
Proceedings of the 27th International Symposium on Computer Architecture and High Performance Computing, 2015

Exploiting Fine- and Coarse-Grained Parallelism Using a Directive Based Approach.
Proceedings of the OpenMP: Heterogenous Execution and Data Movements, 2015

Data access optimization in a processing-in-memory system.
Proceedings of the 12th ACM International Conference on Computing Frontiers, 2015

2014
Coordinating GPU threads for OpenMP 4.0 in LLVM.
Proceedings of the 2014 LLVM Compiler Infrastructure in HPC, 2014

Using Multiple Threads to Accelerate Single Thread Performance.
Proceedings of the 2014 IEEE 28th International Parallel and Distributed Processing Symposium, 2014

2013
Experimenting with low-overhead OpenMP runtime on IBM Blue Gene/Q.
IBM J. Res. Dev., 2013

2011
Automatic Loop Tiling for Direct Memory Access.
Proceedings of the 25th IEEE International Symposium on Parallel and Distributed Processing, 2011

Collaboration with an autonomous humanoid robot: a little gesture goes a long way.
Proceedings of the 6th International Conference on Human Robot Interaction, 2011

2010
Automatic creation of tile size selection models.
Proceedings of the CGO 2010, 2010

DMATiler: revisiting loop tiling for direct memory access.
Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, 2010

2009
EEG, HRV and Psychological Correlates while Playing Bejeweled II: A Randomized Controlled Study.
Proceedings of the Annual Review of Cybertherapy and Telemedicine 2009, 2009

Compact multi-dimensional kernel extraction for register tiling.
Proceedings of the ACM/IEEE Conference on High Performance Computing, 2009

DBDB: optimizing DMATransfer for the cell be architecture.
Proceedings of the 23rd international conference on Supercomputing, 2009

Exploiting Parallelism with Dependence-Aware Scheduling.
Proceedings of the PACT 2009, 2009

2008
Supporting OpenMP on Cell.
Int. J. Parallel Program., 2008

Hybrid access-specific software cache techniques for the cell BE architecture.
Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, 2008

2007
A Novel Asynchronous Software Cache Implementation for the Cell-BE Processor.
Proceedings of the Languages and Compilers for Parallel Computing, 2007

Techniques for code and data management in the local stores of the cell processor.
Proceedings of the 2007 International Conference on Compilers, 2007

2006
Human Behavior Models for Agents in Simulators and Games: Part I: Enabling Science with PMFserv.
Presence Teleoperators Virtual Environ., 2006

Human Behavior Models for Agents in Simulators and Games: Part II: Gamebot Engineering with PMFserv.
Presence Teleoperators Virtual Environ., 2006

Using advanced compiler technology to exploit the performance of the Cell Broadband Engine<sup>TM</sup> architecture.
IBM Syst. J., 2006

2005
Optimizing Compiler for the CELL Processor.
Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques (PACT 2005), 2005

2004
Vectorization for SIMD architectures with alignment constraints.
Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation 2004, 2004

1996
A system-level communication synthesis approach for hardware/software systems.
Microprocess. Microsystems, 1996

Fast prototyping of memory models in VHDL for hardware emulation.
Proceedings of the Seventh IEEE International Workshop on Rapid System Prototyping (RSP '96), 1996

Towards maximising the use of structural VHDL for synthesis.
Proceedings of the conference on European design automation, 1996

1995
PARTIF: Interactive System-level Partitioning.
VLSI Design, 1995

XIL and YIL: The Intermediate Languages of TOBEY.
Proceedings of the Proceedings ACM SIGPLAN Workshop on Intermediate Representations (IR'95), 1995

Single-program speculative multithreading (SPSM) architecture: compiler-assisted fine-grained multithreading.
Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, 1995

1994
A Loop-Based Scheduling Algorithm for Hardware Description Languages.
Parallel Process. Lett., 1994

An approach for hardware-software codesign.
Proceedings of IEEE 5th International Workshop on Rapid System Prototyping, 1994

Non-reversible VHDL source-source encryption.
Proceedings of the Proceedings EURO-DAC'94, 1994

Interactive System-level Partitioning with PARTIF.
Proceedings of the EDAC - The European Conference on Design Automation, ETC - European Test Conference, EUROASIC - The European Event in ASIC Design, Proceedings, February 28, 1994

1993
The Effect of Automated Intelligent Advisors on Human Decision Making in Monitoring Complex Mechanical Systems.
Proceedings of the Human-Computer Interaction: Applications and Case Studies, 1993

Human-Computer Interaction Issues Involved with Geographic Information Systems.
Proceedings of the Human-Computer Interaction: Applications and Case Studies, 1993

Linking System Design Tools and Hardware Design Tools.
Proceedings of the Computer Hardware Description Languages and their Applications, Proceedings of the 11th IFIP WG10.2 International Conference on Computer Hardware Description Languages and their Applications, 1993

1992
Towards System level modeling and synthesis.
Proceedings of the Fifth International Conference on VLSI Design, 1992

AMICAL: Architectural Synthesis based on VHDL.
Proceedings of the Synthesis for Control Dominated Circuits, 1992

Automated expert advisor interfaces.
Proceedings of the Posters and Short Talks of the 1992 SIGCHI Conference on Human Factors in Computing Systems, 1992

1991
Performance Characteristics of Architectural Features of the IBM RISC System/6000.
Proceedings of the ASPLOS-IV Proceedings, 1991


  Loading...