Takashi Oshima

Orcid: 0000-0002-1069-3221

According to our database1, Takashi Oshima authored at least 35 papers between 2003 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A 0.75V 0.016mm<sup>2</sup> 12ENOB 7nm CMOS cyclic ADC with 1.5bit passive amplification stage and dynamic capacitance scaling.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023

Poster: Fast GPU Inference with Unstructurally Pruned DNNs for Explainable DOC.
Proceedings of the IEEE/ACM Symposium on Edge Computing, 2023

2022
Fast CMOS Analog Multiplier and Divider With Continuous-Time Inverter-Based Flash Digitizer.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

2021
POISON: Human Pose Estimation in Insufficient Lighting Conditions Using Sensor Fusion.
IEEE Trans. Instrum. Meas., 2021

An SoC-FPGA-Based Iterative-Closest-Point Accelerator Enabling Faster Picking Robots.
IEEE Trans. Ind. Electron., 2021

A CT 2-2 MASH ΔΣ ADC With Multi-Rate LMS-Based Background Calibration and Input-Insensitive Quantization-Error Extraction.
IEEE J. Solid State Circuits, 2021

Foreword.
IEICE Trans. Electron., 2021

A Low-Power Current-Reuse LNA for 3D Ultrasound Beamformers.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2021

F2: Pushing the Frontiers in Accuracy for Data Converters and Analog Circuits.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2020
Inherently Accurate Attenuation-Based Digital Calibration of ADC.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

A 22-ng/ $\surd$ Hz 17-mW Capacitive MEMS Accelerometer With Electrically Separated Mass Structure and Digital Noise- Reduction Techniques.
IEEE J. Solid State Circuits, 2020

A 1200×1200 8-Edges/Vertex FPGA-Based Motion-Planning Accelerator for Dual-Arm-Robot Manipulation Systems.
Proceedings of the IEEE Symposium on VLSI Circuits, 2020

9.7 Background Multi-Rate LMS Calibration Circuit for 15MHz-BW 74dB-DR CT 2-2 MASH ΔΣ ADC in 28nm CMOS.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

2019
A 22ng/√Hz 17mW MEMS Accelerometer with Digital Noise-Reduction Techniques.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

An Object-Pose Estimation Acceleration Technique for Picking Robot Applications by Using Graph-Reusing k-NN Search.
Proceedings of the First International Conference on Graph Computing, 2019

A 4.8x Faster FPGA-Based Iterative Closest Point Accelerator for Object Pose Estimation of Picking Robot Applications.
Proceedings of the 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2019

2018
Design of Perforated Membrane for Low-Noise Capacitive MEMS Accelerometers.
Proceedings of the 2018 IEEE SENSORS, New Delhi, India, October 28-31, 2018, 2018

Panel discussions: "Challenges to the scaling limits: How can we achieve sustainable power-performance improvements?".
Proceedings of the 2018 IEEE Symposium in Low-Power and High-Speed Chips, 2018

2017
A 0.11mm<sup>2</sup> 164dB-FOM 0.18μm CMOS pipelined ADC with novel passive amplification.
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017

2016
A low 1/f-noise accelerometer frontend using chopper stabilization at a frequency matched with a notch of quantization noise.
Proceedings of the 2016 IEEE SENSORS, Orlando, FL, USA, October 30 - November 3, 2016, 2016

A concentrated springs architecture for single-digit frequency symmetry in Si MEMS gyroscope.
Proceedings of the 2016 IEEE SENSORS, Orlando, FL, USA, October 30 - November 3, 2016, 2016

2015
Reference-Free Deterministic Calibration of Pipelined ADC.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2015

17-MS/s 9-bit cyclic ADC with gain-assisted MDAC and attenuation-based calibration.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2014
A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver.
IEEE J. Solid State Circuits, 2014

Visualization of blood supply route to the reconstructed stomach by indocyanine green fluorescence imaging during esophagectomy.
BMC Medical Imaging, 2014

A 1-GS/s 11.5-ENOB time-interleaved ADC with fully digital background calibration.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

2010
Adaptive Circuits for the 0.5-V Nanoscale CMOS Era.
IEICE Trans. Electron., 2010

2009
23-mW 50-MS/s 10-bit Pipeline A/D converter with Nonlinear LMS Foreground Calibration.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

2007
A Dual-Mode Bluetooth Transceiver with a Two-Point-Modulated Polar-Loop Transmitter and a Frequency-Offset-Compensated Receiver.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2007

2006
Spread-Spectrum Clock Generator for Serial ATA with Multi-Bit Sigma-Delta Modulator-Controlled Fractional PLL.
IEICE Trans. Electron., 2006

2005
A GFSK Transmitter Architecture for a Bluetooth RF-IC, Featuring a Variable-Loop-Bandwidth Phase-Locked Loop Modulator.
IEICE Trans. Electron., 2005

Simple polar-loop transmitter for dual-mode Bluetooth.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2004
Novel automatic tuning method of RC filters using a digital-DLL technique.
IEEE J. Solid State Circuits, 2004

0.18-μm CMOS Bluetooth analog receiver with -88-dBm sensitivity.
IEEE J. Solid State Circuits, 2004

2003
Automatic tuning of RC filters and fast automatic gain control for CMOS low-IF transceiver.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2003


  Loading...