Zhiyuan Yan
Orcid: 0000-0003-2286-2771Affiliations:
- Lehigh University, Department of Electrical and Computer Engineering, Bethlehem, PA, USA
- University of Illinois at Urbana-Champaign, Champaign, IL, USA (PhD 2003)
According to our database1,
Zhiyuan Yan
authored at least 135 papers
between 2001 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Error Correction Output Codes for Robust Neural Networks against Weight-errors: A Neural Tangent Kernel Point of View.
Proceedings of the Advances in Neural Information Processing Systems 38: Annual Conference on Neural Information Processing Systems 2024, 2024
2023
COLA: Orchestrating Error Coding and Learning for Robust Neural Network Inference Against Hardware Defects.
Proceedings of the International Conference on Machine Learning, 2023
2022
Reliable Memristive Neural Network Accelerators Based on Early Denoising and Sparsity Induction.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022
2021
IEEE Trans. Veh. Technol., 2021
A Novel Key Generation Scheme Using Quaternary PUF Responses and Wiretap Polar Coding.
IEEE Commun. Lett., 2021
Frontiers Comput. Neurosci., 2021
J. Electron. Test., 2021
Efficient and Accurate Computational Model of Neuron with Spike Frequency Adaptation.
Proceedings of the 43rd Annual International Conference of the IEEE Engineering in Medicine & Biology Society, 2021
2020
Optimization and Hardware Implementation of Learning Assisted Min-Sum Decoders for Polar Codes.
J. Signal Process. Syst., 2020
IEEE Trans. Circuits Syst. I Regul. Pap., 2020
Local Codes With Cooperative Repair in Distributed Storage of Cyber-Physical-Social Systems.
IEEE Access, 2020
2019
IEEE Commun. Lett., 2019
A Secure and Robust Key Generation Method Using Physical Unclonable Functions and Polar Codes.
Proceedings of the 2019 IEEE International Workshop on Signal Processing Systems, 2019
Proceedings of the IEEE International Conference on Acoustics, 2019
2018
Proceedings of the 2018 IEEE International Workshop on Signal Processing Systems, 2018
Proceedings of the 2018 IEEE International Conference on Acoustics, 2018
2017
IEEE Trans. Very Large Scale Integr. Syst., 2017
Proceedings of the 2017 IEEE International Workshop on Signal Processing Systems, 2017
Proceedings of the 2017 IEEE International Conference on Acoustics, 2017
2016
J. Signal Process. Syst., 2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
IEEE Trans. Signal Process., 2016
Proceedings of the 2016 IEEE International Workshop on Signal Processing Systems, 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Proceedings of the 2016 IEEE International Conference on Acoustics, 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
A high-throughput multi-rate LDPC decoder for error correction of solid-state drives.
Proceedings of the 2015 IEEE Workshop on Signal Processing Systems, 2015
Proceedings of the 2015 IEEE Workshop on Signal Processing Systems, 2015
Proceedings of the 2015 IEEE Workshop on Signal Processing Systems, 2015
Proceedings of the 2015 IEEE International Conference on Acoustics, 2015
2014
Efficient Error Control Decoder Architectures for Noncoherent Random Linear Network Coding.
J. Signal Process. Syst., 2014
J. Signal Process. Syst., 2014
IEEE Trans. Very Large Scale Integr. Syst., 2014
IEEE Trans. Very Large Scale Integr. Syst., 2014
Improved Iterative Hard- and Soft-Reliability Based Majority-Logic Decoding Algorithms for Non-Binary Low-Density Parity-Check Codes.
IEEE Trans. Signal Process., 2014
Proceedings of the 2014 IEEE Workshop on Signal Processing Systems, 2014
Proceedings of the 2014 IEEE Workshop on Signal Processing Systems, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Conference on Communications, 2014
Proceedings of the 2014 IEEE Global Conference on Signal and Information Processing, 2014
2013
IEEE Trans. Very Large Scale Integr. Syst., 2013
IEEE Trans. Very Large Scale Integr. Syst., 2013
IEEE Trans. Signal Process., 2013
Proceedings of the 22nd Wireless and Optical Communication Conference, 2013
Low-complexity layered iterative hard-reliability-based majority-logic decoder for non-binary quasi-cyclic LDPC codes.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
A decoding algorithm with reduced complexity for non-binary LDPC codes over large fields.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Improving convergence rate of active constellation extension algorithm for PAPR reduction in OFDM.
Proceedings of the IEEE International Conference on Information and Automation, 2013
Proceedings of the IEEE International Conference on Acoustics, 2013
2012
Rank Metric Decoder Architectures for Random Linear Network Coding With Error Control.
IEEE Trans. Very Large Scale Integr. Syst., 2012
Reduced-Complexity Decoders of Long Reed-Solomon Codes Based on Composite Cyclotomic Fourier Transforms.
IEEE Trans. Signal Process., 2012
On Algorithms and Complexities of Cyclotomic Fast Fourier Transforms Over Arbitrary Finite Fields.
IEEE Trans. Signal Process., 2012
J. Electr. Comput. Eng., 2012
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012
Efficient Kötter-Kschischang Decoder Architectures for Noncoherent Error Control in Random Linear Network Coding.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012
Proceedings of the 31st IEEE Military Communications Conference, 2012
Proceedings of the 31st IEEE Military Communications Conference, 2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
J. Signal Process. Syst., 2011
IEEE Trans. Very Large Scale Integr. Syst., 2011
IEEE Trans. Signal Process., 2011
Reduced-Complexity Decoder of Long Reed-Solomon Codes Based on Composite Cyclotomic Fourier Transforms
CoRR, 2011
Computational complexity of cyclotomic fast Fourier transforms over characteristic-2 fields.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Proceedings of the 45st Annual Conference on Information Sciences and Systems, 2011
Improved iterative soft-reliability-based majority-logic decoding algorithm for non-binary low-density parity-check codes.
Proceedings of the Conference Record of the Forty Fifth Asilomar Conference on Signals, 2011
2010
IEEE Trans. Inf. Theory, 2010
Packing and covering properties of subspace codes for error control in random linear network coding.
IEEE Trans. Inf. Theory, 2010
Prime Factor Cyclotomic Fourier Transforms with Reduced Complexity over Finite Fields
CoRR, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2009
Cyclotomic FFTs With Reduced Additive Complexities Based on a Novel Common Subexpression Elimination Algorithm.
IEEE Trans. Signal Process., 2009
IEEE Trans. Commun., 2009
IEEE Signal Process. Lett., 2009
IEEE J. Sel. Top. Signal Process., 2009
Proceedings of the IEEE Workshop on Signal Processing Systems, 2009
Rank metric decoder architectures for noncoherent error control in random network coding.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2009
Proceedings of the IEEE International Symposium on Information Theory, 2009
Proceedings of the IEEE International Symposium on Information Theory, 2009
Proceedings of the IEEE International Symposium on Information Theory, 2009
Proceedings of the IEEE International Symposium on Information Theory, 2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
2008
IEEE Trans. Very Large Scale Integr. Syst., 2008
On the Decoder Error Probability of Bounded Rank-Distance Decoders for Maximum RankDistance Codes.
IEEE Trans. Inf. Theory, 2008
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
EURASIP J. Wirel. Commun. Netw., 2008
EURASIP J. Wirel. Commun. Netw., 2008
CoRR, 2008
CoRR, 2008
On the Connection between Optimal Constant-Rank Codes and Optimal Constant-Dimension Codes
CoRR, 2008
CoRR, 2008
Proceedings of the IEEE Workshop on Signal Processing Systems, 2008
Proceedings of the IEEE Workshop on Signal Processing Systems, 2008
Proceedings of the 2008 IEEE International Symposium on Information Theory, 2008
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Compact designs of mixcolumns and subbytes using a novel common subexpression elimination algorithm.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Proceedings of the 42nd Annual Conference on Information Sciences and Systems, 2008
Proceedings of the 42nd Annual Conference on Information Sciences and Systems, 2008
Proceedings of the 42nd Annual Conference on Information Sciences and Systems, 2008
2007
Fading-Resilient Super-Orthogonal Space-Time Signal Sets: Can Good Constellations Survive in Fading?
IEEE Trans. Inf. Theory, 2007
CoRR, 2007
Proceedings of the IEEE Workshop on Signal Processing Systems, 2007
Proceedings of the IEEE Workshop on Signal Processing Systems, 2007
Proceedings of the IEEE International Symposium on Information Theory, 2007
Proceedings of the Global Communications Conference, 2007
2006
Erratum to: "High-speed systolic architectures for finite field inversion" [Integration 38(3) (2005) 383-398].
Integr., 2006
Proceedings of the IEEE Workshop on Signal Processing Systems, 2006
Proceedings of the IEEE Workshop on Signal Processing Systems, 2006
Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2006
Proceedings of the Proceedings 2006 IEEE International Symposium on Information Theory, 2006
Proceedings of the 16th ACM Great Lakes Symposium on VLSI 2006, Philadelphia, PA, USA, April 30, 2006
Proceedings of the Global Telecommunications Conference, 2006. GLOBECOM '06, San Francisco, CA, USA, 27 November, 2006
Proceedings of the 40th Annual Conference on Information Sciences and Systems, 2006
2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Area-efficient two-dimensional architectures for finite field inversion and division.
Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, 2005
Optimal overlapped message passing decoding for quasi-cyclic low-density parity-check codes.
Proceedings of the Global Telecommunications Conference, 2005. GLOBECOM '05, St. Louis, Missouri, USA, 28 November, 2005
2004
IEEE Trans. Inf. Theory, 2004
Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, 2004
Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, 2004
2003
PhD thesis, 2003
IEEE Trans. Computers, 2003
2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
IEEE Commun. Lett., 2001