Oren E. Eliezer

Affiliations:
  • EverSet Technologies, Dallas, TX, USA
  • Xtendwave, Dallas, TX, USA
  • University of Texas at Dallas, Richardson, TX, USA (PhD 2008)
  • Texas Instruments, Dallas, TX, USA


According to our database1, Oren E. Eliezer authored at least 25 papers between 2004 and 2021.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
The Construction of Nonlinear Block Codes for the Enhanced WWVB Broadcast.
IEEE Trans. Wirel. Commun., 2021

2016
A Wideband Digital-to-Frequency Converter with Built-In Mechanism for Self-Interference Mitigation.
J. Electron. Test., 2016

2015
Receiver Design of Radio-Controlled Clocks Based on the New WWVB Broadcast Format.
IEEE Trans. Wirel. Commun., 2015

Sequential Frame Synchronization Based on Hypothesis Testing With Unknown Channel State Information.
IEEE Trans. Commun., 2015

Envelope tracking using transient waveform switching shaping supply modulation.
Int. J. Circuit Theory Appl., 2015

2014
WWVB time signal broadcast: an enhanced broadcast format and multi-mode receiver.
IEEE Commun. Mag., 2014

2013
A new broadcast format and receiver architecture for radio controlled clocks.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

2012
Alien crosstalk mitigation in vectored DSL systems for backhaul applications.
Proceedings of IEEE International Conference on Communications, 2012

2011
Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS.
IEEE J. Solid State Circuits, 2011

A Novel Approach for Mitigation of RF Oscillator Pulling in a Polar Transmitter.
IEEE J. Solid State Circuits, 2011

Built-In Measurements in Low-Cost Digital-RF Transceivers.
IEICE Trans. Electron., 2011

Spur-free all-digital PLL in 65nm for mobile phones.
Proceedings of the IEEE International Solid-State Circuits Conference, 2011

Optimization of Cosine Modulated Filter Bank for Narrowband RFI.
Proceedings of the Global Communications Conference, 2011

2010
An Efficient Linearization Scheme for a Digital Polar EDGE Transmitter.
IEEE Trans. Circuits Syst. II Express Briefs, 2010

Software Assisted Digital RF Processor (DRP™) for Single-Chip GSM Radio in 90 nm CMOS.
IEEE J. Solid State Circuits, 2010

A 0.8mm<sup>2</sup> all-digital SAW-less polar transmitter in 65nm EDGE SoC.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

2009
All Digital-Quadrature-Modulator Based Wideband Wireless Transmitters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2009

A Phase Domain Approach for Mitigation of Self-Interference in Wireless Transceivers.
IEEE J. Solid State Circuits, 2009

2008

2007
RF Built-in Self Test of a Wireless Transmitter.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

A Low Area and Low Power Digital Band-Pass Sigma-Delta Modulator for Wireless Transmitters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

A Low Power and Low Quantization Noise Digital Sigma-Delta Modulator for Wireless Transmitters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

2006
A generalized signal reconstruction method for designing interpolation filters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
All-digital PLL and transmitter for mobile phones.
IEEE J. Solid State Circuits, 2005

2004
All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS.
IEEE J. Solid State Circuits, 2004


  Loading...