Joonhee Lee

Orcid: 0000-0001-7130-0551

According to our database1, Joonhee Lee authored at least 18 papers between 2005 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
4.2 A Tri-Band Dual-Concurrent Wi-Fi 802.11be Transceiver Achieving -46dB TX/RX EVM Floor at 7.1GHz for a 4K-QAM 320MHz Signal.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024

4.3 A 43mm<sup>2</sup> Fully Integrated Legacy Cellular and 5G FR1 RF Transceiver with 24RX/3TX Supporting Inter-Band 7CA/5CA 4×4 MIMO with 1K-QAM.
Proceedings of the IEEE International Solid-State Circuits Conference, 2024

2022
Boole's probability bounding problem, linear programming aggregations, and nonnegative quadratic pseudo-Boolean functions.
Proceedings of the International Symposium on Artificial Intelligence and Mathematics 2022 (ISAIM 2022), 2022



2021
BIM-based reverberation time analysis.
J. Inf. Technol. Constr., 2021

Analyzing Spatial Differences in the TLS Security of Delegated Web Services.
Proceedings of the ASIA CCS '21: ACM Asia Conference on Computer and Communications Security, 2021

2020
An RF Transceiver with Full Digital Interface Supporting 5G New Radio FR1 with 3.84Gbps DL/1.92Gbps UL and Dual-Band GNSS in 14nm FinFET CMOS.
Proceedings of the IEEE Symposium on VLSI Circuits, 2020

Bounds for the Probability of the Union of Events.
Proceedings of the International Symposium on Artificial Intelligence and Mathematics, 2020

2019
A Sub-6-GHz 5G New Radio RF Transceiver Supporting EN-DC With 3.15-Gb/s DL and 1.27-Gb/s UL in 14-nm FinFET CMOS.
IEEE J. Solid State Circuits, 2019

A Sub-6GHz 5G New Radio RF Transceiver Supporting EN-DC with 3.15Gb/s DL and 1.27Gb/s UL in 14nm FinFET CMOS.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

2017
A 14-nm 0.14-ps<sub>rms</sub> Fractional-N Digital PLL With a 0.2-ps Resolution ADC-Assisted Coarse/Fine-Conversion Chopping TDC and TDC Nonlinearity Calibration.
IEEE J. Solid State Circuits, 2017

24.8 A 14nm fractional-N digital PLL with 0.14psrms jitter and -78dBc fractional spur for cellular RFICs.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

2016
External Mergesort for Flash-Based Solid State Drives.
IEEE Trans. Computers, 2016

2015
Optoelectronic devices for optogenetics: From rodents to non-human primates.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2015

2011
A 470-µW 5-GHz Digitally Controlled Injection-Locked Multi-Modulus Frequency Divider With an In-Phase Dual-Input Injection Scheme.
IEEE Trans. Very Large Scale Integr. Syst., 2011

2009
A Low-Jitter Area-Efficient LC-VCO Based Clock Generator in 0.13-µm CMOS.
IEICE Trans. Electron., 2009

2005
Wireless Quality Assessment Using RLP NAK Rate in CDMA2000 1X Networks.
IEICE Trans. Commun., 2005


  Loading...