Shamik Kundu

Orcid: 0000-0002-5992-8554

According to our database1, Shamik Kundu authored at least 28 papers between 2018 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
DiagNNose: Toward Error Localization in Deep Learning Hardware-Based on VTA-TVM Stack.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., January, 2024

FlexNN: A Dataflow-aware Flexible Deep Learning Accelerator for Energy-Efficient Edge Devices.
CoRR, 2024

HARVEST: Towards Efficient Sparse DNN Accelerators using Programmable Thresholds.
Proceedings of the 37th International Conference on VLSI Design and 23rd International Conference on Embedded Systems, 2024

2023
Trouble-Shooting at GAN Point: Improving Functional Safety in Deep Learning Accelerators.
IEEE Trans. Computers, August, 2023

SeqL+: Secure Scan-Obfuscation With Theoretical and Empirical Validation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., May, 2023

A Novel Low-Power Compression Scheme for Systolic Array-Based Deep Learning Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., April, 2023

Analysis and Mitigation of DRAM Faults in Sparse-DNN Accelerators.
IEEE Des. Test, April, 2023

Bottlenecks in Secure Adoption of Deep Neural Networks in Safety-Critical Applications.
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023

Application Profiling Using Register-Instruction Hardware Performance Counters.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2023

2022
RTL-ConTest: Concolic Testing on RTL for Detecting Security Vulnerabilities.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Explainable Machine Learning for Intrusion Detection via Hardware Performance Counters.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Special Session: Effective In-field Testing of Deep Neural Network Hardware Accelerators.
Proceedings of the 40th IEEE VLSI Test Symposium, 2022

RIBoNN: Designing Robust In-Memory Binary Neural Network Accelerators.
Proceedings of the IEEE International Test Conference, 2022

Unsupervised Learning-based Early Anomaly Detection in AMS Circuits of Automotive SoCs.
Proceedings of the IEEE International Test Conference, 2022

Fault Resilience of DNN Accelerators for Compressed Sensor Inputs.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022

Design and Logic Synthesis of a Scalable, Efficient Quantum Number Theoretic Transform.
Proceedings of the ISLPED '22: ACM/IEEE International Symposium on Low Power Electronics and Design, Boston, MA, USA, August 1, 2022

Detecting Functional Safety Violations in Online AI Accelerators.
Proceedings of the 28th IEEE International Symposium on On-Line Testing and Robust System Design, 2022

2021
Toward Functional Safety of Systolic Array-Based Deep Learning Hardware Accelerators.
IEEE Trans. Very Large Scale Integr. Syst., 2021

Defending Hardware-Based Malware Detectors Against Adversarial Attacks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Special Session: Reliability Analysis for ML/AI Hardware.
CoRR, 2021

Special Session: Reliability Analysis for AI/ML Hardware.
Proceedings of the 39th IEEE VLSI Test Symposium, 2021

Application of Machine Learning in Hardware Trojan Detection.
Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021

HardCompress: A Novel Hardware-based Low-power Compression Scheme for DNN Accelerators.
Proceedings of the 22nd International Symposium on Quality Electronic Design, 2021

Secure Logic Locking with Strain-Protected Nanomagnet Logic.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

2020
Analyzing the Efficiency of Machine Learning Classifiers in Hardware-Based Malware Detectors.
Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI, 2020

High-level Modeling of Manufacturing Faults in Deep Neural Network Accelerators.
Proceedings of the 26th IEEE International Symposium on On-Line Testing and Robust System Design, 2020

2018
Classification of Short-Texts Generated During Disasters: A Deep Neural Network Based Approach.
Proceedings of the IEEE/ACM 2018 International Conference on Advances in Social Networks Analysis and Mining, 2018

Dynamic Queuing Model for the Secondary Users in a Cognitive Radio Network for Improvement of QoS.
Proceedings of the IEEE International Conference on Advanced Networks and Telecommunications Systems, 2018


  Loading...