Siavoosh Payandeh Azad

Orcid: 0000-0001-9177-7779

According to our database1, Siavoosh Payandeh Azad authored at least 29 papers between 2014 and 2019.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2019
Detecting and Mitigating Low-and-Slow DoS Attacks in NoC-based MPSoCs.
Proceedings of the 14th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2019

CAESAR-MPSoC: Dynamic and Efficient MPSoC Security Zones.
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019

Dynamic and Distributed Security Management for NoC Based MPSoCs.
Proceedings of the Computational Science - ICCS 2019, 2019

Design and Verification of Secure Cache Wrapper Against Access-Driven Side-Channel Attacks.
Proceedings of the 22nd Euromicro Conference on Digital System Design, 2019

2018
Upgrading QoSinNoC: Efficient Routing for Mixed-Criticality Applications and Power Analysis.
Proceedings of the IFIP/IEEE International Conference on Very Large Scale Integration, 2018

Understanding MPSoCs: exploiting memory microarchitectural vulnerabilities of high performance NoC-based MPSoCs.
Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, 2018

AWAIT: An Ultra-Lightweight Soft-Error Mitigation Mechanism for Network-on-Chip Links.
Proceedings of the 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2018

A Distributed DoS Detection Scheme for NoC-based MPSoCs.
Proceedings of the 2018 IEEE Nordic Circuits and Systems Conference, 2018

A Hierarchical Approach for Devising Area Efficient Concurrent Online Checkers.
Proceedings of the IEEE International Test Conference in Asia, 2018

An Automatic Approach to Evaluate Assertions' Quality Based on Data-Mining Metrics.
Proceedings of the IEEE International Test Conference in Asia, 2018

Parallel Pseudo-Exhaustive Testing of Array Multipliers with Data-Controlled Segmentation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Enabling Secure MPSoC Dynamic Operation through Protected Communication.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

Replication-Based Deterministic Testing of 2-Dimensional Arrays with Highly Interrelated Cells.
Proceedings of the 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2018

QoSinNoC: Analysis of QoS-Aware NoC Architectures for Mixed-Criticality Applications.
Proceedings of the 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2018

Combined pseudo-exhaustive and deterministic testing of array multipliers.
Proceedings of the IEEE International Conference on Automation, 2018

2017
Fault-resilient NoC router with transparent resource allocation.
Proceedings of the 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2017

High-level test generation for processing elements in many-core systems.
Proceedings of the 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2017

Comprehensive performance and robustness analysis of 2D turn models for network-on-chips.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

Automated area and coverage optimization of minimal latency checkers.
Proceedings of the 22nd IEEE European Test Symposium, 2017

From online fault detection to fault management in Network-on-Chips: A ground-up approach.
Proceedings of the 20th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2017

2016
Holistic Approach for Fault-Tolerant Network-on-Chip based Many-Core Systems.
CoRR, 2016

SoCDep<sup>2</sup>: A framework for dependable task deployment on many-core systems under mixed-criticality constraints.
Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2016

Logic-based implementation of fault-tolerant routing in 3D network-on-chips.
Proceedings of the Tenth IEEE/ACM International Symposium on Networks-on-Chip, 2016

Practicing start-up culture in teaching embedded systems.
Proceedings of the 11th European Workshop on Microelectronics Education, 2016

2015
Mixed-criticality NoC partitioning based on the NoCDepend dependability technique.
Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2015

Digital system modeling and synthesis as an introduction to Computer Systems Engineering.
Proceedings of the 2015 IEEE International Conference on Microelectronics Systems Education, 2015

An ad-hoc implementation of a remote laboratory.
Proceedings of the 2015 IEEE International Conference on Microelectronics Systems Education, 2015

NoCDepend: A Flexible and Scalable Dependability Technique for 3D Networks-on-Chip.
Proceedings of the 18th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2015

2014
Customization methodology of a Coarse Grained Reconfigurable architecture.
Proceedings of the 2014 NORCHIP, Tampere, Finland, October 27-28, 2014, 2014


  Loading...