Thomas Benz
Orcid: 0000-0002-0326-9676
According to our database1,
Thomas Benz
authored at least 36 papers
between 1985 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
AXI-REALM: Safe, Modular and Lightweight Traffic Monitoring and Regulation for Heterogeneous Mixed-Criticality Systems.
IEEE Trans. Computers, September, 2025
Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS.
CoRR, May, 2025
FlooNoC: A 645-Gb/s/link 0.15-pJ/B/hop Open-Source NoC With Wide Physical Links and End-to-End AXI4 Parallel Multistream Support.
IEEE Trans. Very Large Scale Integr. Syst., April, 2025
Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12-nm FinFET.
IEEE J. Solid State Circuits, April, 2025
A Reliable, Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications.
CoRR, February, 2025
Croc: An End-to-End Open-Source Extensible RISC-V MCU Platform to Democratize Silicon.
CoRR, February, 2025
ArtistIC: An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders.
CoRR, February, 2025
Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12nm FinFET.
CoRR, January, 2025
J. Syst. Archit., 2025
FlatAttention: Dataflow and Fabric Collectives Co-Optimization for Efficient Multi-Head Attention on Tile-Based Many-PE Accelerators.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2025
Proceedings of the Design, Automation & Test in Europe Conference, 2025
2024
IEEE Trans. Computers, January, 2024
ControlPULPlet: A Flexible Real-time Multi-core RISC-V Controller for 2.5D Systems-in-package.
CoRR, 2024
FlooNoC: A 645 Gbps/link 0.15 pJ/B/hop Open-Source NoC with Wide Physical Links and End-to-End AXI4 Parallel Multi-Stream Support.
CoRR, 2024
CoRR, 2024
CoRR, 2024
Insights from Basilisk: Are Open-Source EDA Tools Ready for a Multi-Million-Gate, Linux-Booting RV64 SoC Design?
CoRR, 2024
Basilisk: Achieving Competitive Performance with Open EDA Tools on an Open-Source Linux-Capable RISC-V SoC.
CoRR, 2024
Data-Driven Power Modeling and Monitoring via Hardware Performance Counters Tracking.
CoRR, 2024
Occamy: A 432-Core 28.1 DP-GFLOP/s/W 83% FPU Utilization Dual-Chiplet, Dual-HBM2E RISC-V-Based Accelerator for Stencil and Sparse Linear Algebra Computations with 8-to-64-bit Floating-Point Support in 12nm FinFET.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits 2024, 2024
Proceedings of the 2024 USENIX Annual Technical Conference, 2024
Near-Memory Parallel Indexing and Coalescing: Enabling Highly Efficient Indirect Access for SpMV.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
AXI-REALM: A Lightweight and Modular Interconnect Extension for Traffic Regulation and Monitoring of Heterogeneous Real-Time SoCs.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
A Gigabit, DMA-enhanced Open-Source Ethernet Controller for Mixed-Criticality Systems.
Proceedings of the 21st ACM International Conference on Computing Frontiers, 2024
2023
Cheshire: A Lightweight, Linux-Capable RISC-V Host Platform for Domain-Specific Accelerator Plug-In.
IEEE Trans. Circuits Syst. II Express Briefs, October, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
PATRONoC: Parallel AXI Transport Reducing Overhead for Networks-on-Chip targeting Multi-Accelerator DNN Platforms at the Edge.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
2022
IEEE Trans. Computers, 2022
A Data-Driven Approach to Lightweight DVFS-Aware Counter-Based Power Modeling for Heterogeneous Platforms.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2022
2021
A RISC-V in-network accelerator for flexible high-performance low-power packet processing.
Proceedings of the 48th ACM/IEEE Annual International Symposium on Computer Architecture, 2021
A 10-core SoC with 20 Fine-Grain Power Domains for Energy-Proportional Data-Parallel Processing over a Wide Voltage and Temperature Range.
Proceedings of the 47th ESSCIRC 2021, 2021
2020
CoRR, 2020
2011
Proceedings of the IEEE Intelligent Vehicles Symposium (IV), 2011
2010
The impact of traffic-light-to-vehicle communication on fuel consumption and emissions.
Proceedings of the 2010 Internet of Things (IOT), IoT for a green Planet, Tokyo, Japan, November 29, 2010
1993
J. Intell. Transp. Syst., 1993
1985
Mikroskopische Simulation von Energieverbrauch und Abgasemission im Strassenverkehr (MISEVA).
PhD thesis, 1985