Thomas Burd

Orcid: 0000-0002-7694-2278

According to our database1, Thomas Burd authored at least 16 papers between 2008 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024

2023

Temperature-Aware Sizing of Multi-Chip Module Accelerators for Multi-DNN Workloads.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

2022

2021
SE1: What Technologies Will Shape the Future of Computing?
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

Session 3 Overview: Highlighted Chip Releases: Modern Digital SoCs Invited Papers.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

Pioneering Chiplet Technology and Design for the AMD EPYC™ and Ryzen™ Processor Families : Industrial Product.
Proceedings of the 48th ACM/IEEE Annual International Symposium on Computer Architecture, 2021

2019
"Zeppelin": An SoC for Multichip Architectures.
IEEE J. Solid State Circuits, 2019

2018
Session 2 overview: Processors: Digital architectures and systems subcommittee.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2017
Bristol Ridge: A 28-nm × 86 Performance-Enhanced Microprocessor Through System Power Management.
IEEE J. Solid State Circuits, 2017

Session 3 overview: Digital processors.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

2016
Carrizo: A High Performance, Energy Efficient 28 nm APU.
IEEE J. Solid State Circuits, 2016

4.2 Increasing the performance of a 28nm x86-64 microprocessor through system power management.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016

2011
Switching constraint-driven thermal and reliability analysis of Nanometer designs.
Proceedings of the 12th International Symposium on Quality Electronic Design, 2011

2009
Constraint Management and Checking in Template-Based Circuit Designs.
Proceedings of the 10th International Workshop on Microprocessor Test and Verification, 2009

2008
Context-sensitive static transistor-level IR analysis.
Proceedings of the 2008 International Conference on Computer-Aided Design, 2008


  Loading...