Toshinari Takayanagi

According to our database1, Toshinari Takayanagi authored at least 6 papers between 2000 and 2007.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2007

Dual True Random Number Generators for Cryptographic Applications Embedded on a 200 Million Device Dual CPU SoC.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007

2005
A dual-core 64-bit ultraSPARC microprocessor for dense server applications.
IEEE J. Solid State Circuits, 2005

2004
A dual-core 64b ultraSPARC microprocessor for dense server applications.
Proceedings of the 41th Design Automation Conference, 2004

2001
A bitline leakage compensation scheme for low-voltage SRAMs.
IEEE J. Solid State Circuits, 2001

2000
A 60-MHz 240-mW MPEG-4 videophone LSI with 16-Mb embedded DRAM.
IEEE J. Solid State Circuits, 2000


  Loading...