Yasuo Itoh
According to our database1,
Yasuo Itoh
authored at least 10 papers
between 1983 and 2014.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2014
A Fully Static Topologically-Compressed 21-Transistor Flip-Flop With 75% Power Saving.
IEEE J. Solid State Circuits, 2014
2008
Int. J. Hybrid Intell. Syst., 2008
Is the perceived agreeability of a face related to the fractal dimension of the face?
Proceedings of the IEEE International Conference on Systems, 2008
2007
Does the transition of the interval in perceptional alternation have a chaotic rhythm?
Proceedings of the IEEE International Conference on Systems, 2007
2006
Low-Voltage and Low-Power Logic, Memory, and Analog Circuit Techniques for SoCs Using 90 nm Technology and Beyond.
IEICE Trans. Electron., 2006
2001
IEEE J. Solid State Circuits, 2001
2000
A 0.5-μm, 3-V 1T1C, 1-Mbit FRAM with a variable reference bit-line voltage scheme using a fatigue-free reference capacitor.
IEEE J. Solid State Circuits, 2000
1997
A 120-mm<sup>2</sup> 64-Mb NAND flash memory achieving 180 ns/Byte effective program speed.
IEEE J. Solid State Circuits, 1997
1995
IEEE J. Solid State Circuits, November, 1995
1983
Proceedings of the IEEE International Conference on Acoustics, 1983