Hyung Gyu Lee

According to our database1, Hyung Gyu Lee authored at least 49 papers between 2000 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Energy-Accuracy Aware Finger Gesture Recognition for Wearable IoT Devices.
Sensors, 2022

2020
Voltage-Frequency Domain Optimization for Energy-Neutral Wearable Health Devices.
Sensors, 2020

Energy per Operation Optimization for Energy-Harvesting Wearable IoT Devices.
Sensors, 2020

2019
A Task Failure Rate Aware Dual-Channel Solar Power System for Nonvolatile Sensor Nodes.
ACM Trans. Embed. Comput. Syst., 2019

An Ultra-Low Energy Human Activity Recognition Accelerator for Wearable Health Applications.
ACM Trans. Embed. Comput. Syst., 2019

SmartPatch: A Self-Powered and Patchable Cumulative UV Irradiance Meter.
IEEE Des. Test, 2019

Sensor-Classifier Co-Optimization for Wearable Human Activity Recognition Applications.
Proceedings of the 15th IEEE International Conference on Embedded Software and Systems, 2019

Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019

REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018
Puppet: Energy Efficient Task Mapping For Storage-Less and Converter-Less Solar-Powered Non-Volatile Sensor Nodes.
Proceedings of the 36th IEEE International Conference on Computer Design, 2018

Energy-Optimal Gesture Recognition using Self-Powered Wearable Devices.
Proceedings of the 2018 IEEE Biomedical Circuits and Systems Conference, 2018

2017
HoPE: Hot-Cacheline Prediction for Dynamic Early Decompression in Compressed LLCs.
ACM Trans. Design Autom. Electr. Syst., 2017

Flexible PV-cell Modeling for Energy Harvesting in Wearable IoT Applications.
ACM Trans. Embed. Comput. Syst., 2017

2016
Storage-Less and Converter-Less Photovoltaic Energy Harvesting With Maximum Power Point Tracking for Internet of Things.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

SATS: An Ultra-Low Power Time Synchronization for Solar Energy Harvesting WSNs.
Proceedings of the 2016 International Symposium on Low Power Electronics and Design, 2016

Accurate personal ultraviolet dose estimation with multiple wearable sensors.
Proceedings of the 13th IEEE International Conference on Wearable and Implantable Body Sensor Networks, 2016

2015
Size-Aware Cache Management for Compressed Cache Architectures.
IEEE Trans. Computers, 2015

Design space exploration of row buffer architecture for phase change memory with LPDDR2-NVM interface.
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015

Prefetch-based dynamic row buffer management for LPDDR2-NVM devices.
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015

Powering the IoT: Storage-less and converter-less energy harvesting.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015

2014
Designing Hybrid DRAM/PCM Main Memory Systems Utilizing Dual-Phase Compression.
ACM Trans. Design Autom. Electr. Syst., 2014

Centaur: a hybrid network-on-chip architecture utilizing micro-network fusion.
Des. Autom. Embed. Syst., 2014

A high-efficiency dual-channel photovoltaic power system for nonvolatile sensor nodes.
Proceedings of the IEEE Non-Volatile Memory Systems and Applications Symposium, 2014

Storage-less and converter-less maximum power point tracking of photovoltaic cells for a nonvolatile microprocessor.
Proceedings of the 19th Asia and South Pacific Design Automation Conference, 2014

2013
IsoNet: Hardware-Based Job Queue Management for Many-Core Architectures.
IEEE Trans. Very Large Scale Integr. Syst., 2013

TornadoNoC: A lightweight and scalable on-chip network architecture for the many-core era.
ACM Trans. Archit. Code Optim., 2013

Sharded Router: A novel on-chip router architecture employing bandwidth sharding and stealing.
Parallel Comput., 2013

ECM: Effective Capacity Maximizer for high-performance compressed caching.
Proceedings of the 19th IEEE International Symposium on High Performance Computer Architecture, 2013

2012
A Compression-Based Hybrid MLC/SLC Management Technique for Phase-Change Memory Systems.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2012

A dual-phase compression mechanism for hybrid DRAM/PCM main memory architectures.
Proceedings of the Great Lakes Symposium on VLSI 2012, 2012

A programmable processing array architecture supporting dynamic task scheduling and module-level prefetching.
Proceedings of the Computing Frontiers Conference, CF'12, 2012

2011
Hardware-Based Job Queue Management for Manycore Architectures and OpenMP Environments.
Proceedings of the 25th IEEE International Symposium on Parallel and Distributed Processing, 2011

An energy- and performance-aware DRAM cache architecture for hybrid DRAM/PCM main memory systems.
Proceedings of the IEEE 29th International Conference on Computer Design, 2011

A High-Performance and Energy-Efficient Virtually Tagged Stack Cache Architecture for Multi-core Environments.
Proceedings of the 13th IEEE International Conference on High Performance Computing & Communication, 2011

2010
High-performance NAND and PRAM hybrid storage design for consumer electronics.
IEEE Trans. Consumer Electron., 2010

2008
A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems.
Proceedings of the 8th ACM & IEEE International conference on Embedded software, 2008

2007
On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches.
ACM Trans. Design Autom. Electr. Syst., 2007

Challenges and Promising Results in NoC Prototyping Using FPGAs.
IEEE Micro, 2007

2006
Communication architecture optimization: making the shortest path shorter in regular networks-on-chip.
Proceedings of the Conference on Design, Automation and Test in Europe, 2006

Design space exploration and prototyping for on-chip multimedia applications.
Proceedings of the 43rd Design Automation Conference, 2006

2005
Low-Energy Heterogeneous Non-Volatile Memory Systems for Mobile Systems.
J. Low Power Electron., 2005

Graduate Class for System-Level Low-Power Design.
Proceedings of the 2005 International Conference on Microelectronics Systems Education, 2005

2004
Web-Based Energy Exploration Tool for Embedded Systems.
IEEE Des. Test Comput., 2004

2003
Low-energy off-chip SDRAM memory systems for embedded applications.
ACM Trans. Embed. Comput. Syst., 2003

Cycle-accurate Energy Measurement and High-Level Energy Characterization of FPGAs.
Proceedings of the 4th International Symposium on Quality of Electronic Design (ISQED 2003), 2003

Energy-aware memory allocation in heterogeneous non-volatile memory systems.
Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003

2002
Cycle-accurate energy measurement and characterization with a case study of the ARM7TDMI [microprocessors].
IEEE Trans. Very Large Scale Integr. Syst., 2002

Energy exploration and reduction of SDRAM memory systems.
Proceedings of the 39th Design Automation Conference, 2002

2000
Cycle-accurate energy consumption measurement and analysis: case study of ARM7TDMI.
Proceedings of the 2000 International Symposium on Low Power Electronics and Design, 2000


  Loading...