John O'Leary

Orcid: 0000-0001-9327-5852

According to our database1, John O'Leary authored at least 27 papers between 1993 and 2021.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Maximal Couplings of the Metropolis-Hastings Algorithm.
Proceedings of the 24th International Conference on Artificial Intelligence and Statistics, 2021

2020
Shrub Fractional Cover Estimation and Mapping of San Clemente Island Shrubland Based on Airborne Multispectral Imagery and Lidar Data.
Remote. Sens., 2020

Hardware/Software Co-verification Using Path-based Symbolic Execution.
CoRR, 2020

DIRECT - Digital Intertextual Resonances in Early Chinese Texts.
Proceedings of the 15th Annual International Conference of the Alliance of Digital Humanities Organizations, 2020

Learning Concise Models from Long Execution Traces.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

2019
CREST: Hardware Formal Verification with ANSI-C Reference Specifications.
CoRR, 2019

2018
Resource-Aware Large-Scale Cooperative Three-Dimensional Mapping Using Multiple Mobile Devices.
IEEE Trans. Robotics, 2018

2016
Large-scale cooperative 3D visual-inertial mapping in a Manhattan world.
Proceedings of the 2016 IEEE International Conference on Robotics and Automation, 2016

2013
Symbolic verification of timed asynchronous hardware protocols.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2013

2011
Static consistency checking for Verilog wire interconnects - Using dependent types to check the sanity of Verilog descriptions.
High. Order Symb. Comput., 2011

2010
Synthesizable High Level Hardware Descriptions.
New Gener. Comput., 2010

2009
Theorem Proving in Intel Hardware Design.
Proceedings of the First NASA Formal Methods Symposium, 2009

2008
Synthesizable high level hardware descriptions: using statically typed two-level languages to guarantee verilog synthesizability.
Proceedings of the 2008 ACM SIGPLAN Symposium on Partial Evaluation and Semantics-based Program Manipulation, 2008

2006
Mothers of Pipelines.
Proceedings of the Combined Proceedings of the Fourth Workshop on Pragmatics of Decision Procedures in Automated Reasoning (PDPAR 2006) and the First International Workshop on Probabilistic Automata and Logics (PaUL 2006), 2006

Preface.
Proceedings of the Thread Verification Workshop, 2006

Synchronous Elastic Networks.
Proceedings of the Formal Methods in Computer-Aided Design, 6th International Conference, 2006

Synchronous Elastic Circuits.
Proceedings of the Computer Science, 2006

2005
Panel on design for verification.
Proceedings of the 3rd ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2005), 2005

2004
Formal verification in Intel CPU design.
Proceedings of the 2nd ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2004), 2004

Rob Tristan Gerth: 1956?2003.
Proceedings of the Computer Aided Verification, 16th International Conference, 2004

2003
Formal verification - prove it or pitch it.
Proceedings of the 40th Design Automation Conference, 2003

1997
Synchronous emulation of asynchronous circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1997

Verified Compilation of Communicating Processes into Clocked Circuits.
Formal Aspects Comput., 1997

1996
Retargeting a Hardware Compiler Using Protokol Converters.
Formal Aspects Comput., 1996

1995
Developing Interface Libraries for Reconfigurable Data Acquisition Boards.
Proceedings of the Field-Programmable Logic and Applications, 5th International Workshop, 1995

1994
Retargeting a hardware compiler proof using protocol converters.
Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1994

1993
Codesign of Communication Protocols.
Computer, 1993


  Loading...