Shuwen Deng

Orcid: 0000-0002-0185-2825

According to our database1, Shuwen Deng authored at least 26 papers between 2017 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Designing Secure TLBs.
IEEE Des. Test, 2024

2023
Eyettention: An Attention-based Dual-Sequence Model for Predicting Human Scanpaths during Reading.
Proc. ACM Hum. Comput. Interact., May, 2023

Survey of Approaches and Techniques for Security Verification of Computer Systems.
ACM J. Emerg. Technol. Comput. Syst., January, 2023

Pre-Trained Language Models Augmented with Synthetic Scanpaths for Natural Language Understanding.
Proceedings of the 2023 Conference on Empirical Methods in Natural Language Processing, 2023

2022
Evaluation of Cache Attacks on Arm Processors and Secure Caches.
IEEE Trans. Computers, 2022

Detection of ADHD Based on Eye Movements During Natural Viewing.
Proceedings of the Machine Learning and Knowledge Discovery in Databases, 2022

Leaky Frontends: Security Vulnerabilities in Processor Frontends.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2022

Securing Reset Operations in NISQ Quantum Computers.
Proceedings of the 2022 ACM SIGSAC Conference on Computer and Communications Security, 2022

2021
Understanding the Insecurity of Processor Caches Due to Cache Timing-Based Vulnerabilities.
IEEE Secur. Priv., 2021

Leaky Frontends: Micro-Op Cache and Processor Frontend Vulnerabilities.
CoRR, 2021

Short Paper: Device- and Locality-Specific Fingerprinting of Shared NISQ Quantum Computers.
Proceedings of the HASP '21: Workshop on Hardware and Architectural Support for Security and Privacy, 2021

New Predictor-Based Attacks in Processors.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

2020
An approach for composite service selection based on the records of request/matching.
Int. J. Serv. Technol. Manag., 2020

Single-Channel Blind Direct-to-Reverberation Ratio Estimation Using Masking.
Proceedings of the Interspeech 2020, 2020

Online Blind Reverberation Time Estimation Using CRNNs.
Proceedings of the Interspeech 2020, 2020

A Benchmark Suite for Evaluating Caches' Vulnerability to Timing Attacks.
Proceedings of the ASPLOS '20: Architectural Support for Programming Languages and Operating Systems, 2020

2019
Analysis of Secure Caches Using a Three-Step Model for Timing-Based Attacks.
J. Hardw. Syst. Secur., 2019

Analysis of Secure Caches and Timing-Based Side-Channel Attacks.
IACR Cryptol. ePrint Arch., 2019

XMSS and Embedded Systems.
Proceedings of the Selected Areas in Cryptography - SAC 2019, 2019

SecChisel Framework for Security Verification of Secure Processor Architectures.
Proceedings of the 8th International Workshop on Hardware and Architectural Support for Security and Privacy, 2019

Secure TLBs.
Proceedings of the 46th International Symposium on Computer Architecture, 2019

2018
XMSS and Embedded Systems - XMSS Hardware Accelerators for RISC-V.
IACR Cryptol. ePrint Arch., 2018

Cache timing side-channel vulnerability checking with computation tree logic.
Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy, 2018

Pose VariantFace Recognition Based on Linear Mapping.
Proceedings of the 2018 International Conference on Intelligent Information Technology, 2018

2017
Topological Approach to Automatic Symbolic Macromodel Generation for Analog Integrated Circuits.
ACM Trans. Design Autom. Electr. Syst., 2017

SecChisel: Language and Tool for Practical and Scalable Security Verification of Security-Aware Hardware Architectures.
IACR Cryptol. ePrint Arch., 2017


  Loading...