Wen Wang

Orcid: 0000-0002-3019-2336

Affiliations:
  • Yale University, Department of Electrical Engineering, New Haven, CT, USA


According to our database1, Wen Wang authored at least 20 papers between 2016 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Engineering Practical Rank-Code-Based Cryptographic Schemes on Embedded Hardware. A Case Study on ROLLO.
IEEE Trans. Computers, July, 2023

Scalable and Conflict-Free NTT Hardware Accelerator Design: Methodology, Proof, and Implementation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., May, 2023

High-precision RNS-CKKS on fixed but smaller word-size architectures: theory and application.
IACR Cryptol. ePrint Arch., 2023

2022
Complete and Improved FPGA Implementation of Classic McEliece.
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2022

An Efficient Full Hardware Implementation of Extended Merkle Signature Scheme.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022

Universal Gaussian Elimination Hardware for Cryptographic Purposes.
IACR Cryptol. ePrint Arch., 2022

2020
Parameterized Hardware Accelerators for Lattice-Based Cryptography and Their Application to the HW/SW Co-Design of qTESLA.
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2020

The Cost to Break SIKE: A Comparative Hardware-Based Analysis with AES and SHA-3.
IACR Cryptol. ePrint Arch., 2020

ASIC Accelerator in 28 nm for the Post-Quantum Digital Signature Scheme XMSS.
Proceedings of the 38th IEEE International Conference on Computer Design, 2020

Pipeline-aware Logic Deduplication in High-Level Synthesis for Post-Quantum Cryptography Algorithms.
Proceedings of the FPGA '20: The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2020

Optimization Space Exploration of Hardware Design for CRYSTALS-KYBER.
Proceedings of the 29th IEEE Asian Test Symposium, 2020

2019
XMSS and Embedded Systems.
Proceedings of the Selected Areas in Cryptography - SAC 2019, 2019

Merge-Exchange Sort Based Discrete Gaussian Sampler with Fixed Memory Access Pattern.
Proceedings of the International Conference on Field-Programmable Technology, 2019

Optimized Polynomial Multiplier Over Commutative Rings on FPGAs: A Case Study on BIKE.
Proceedings of the International Conference on Field-Programmable Technology, 2019

2018
XMSS and Embedded Systems - XMSS Hardware Accelerators for RISC-V.
IACR Cryptol. ePrint Arch., 2018

Post-Quantum Cryptography on FPGAs: The Niederreiter Cryptosystem: Extended Abstract.
Proceedings of the 2018 on Great Lakes Symposium on VLSI, 2018

2017
FPGA-based Niederreiter Cryptosystem using Binary Goppa Codes.
IACR Cryptol. ePrint Arch., 2017

FPGA-based Key Generator for the Niederreiter Cryptosystem using Binary Goppa Codes.
IACR Cryptol. ePrint Arch., 2017

2016
Solving large systems of linear equations over GF(2) on FPGAs.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2016

Design and implementation of open-source SATA III core for Stratix V FPGAs.
Proceedings of the 2016 International Conference on Field-Programmable Technology, 2016


  Loading...