Yandong He

Orcid: 0000-0002-3281-4493

According to our database1, Yandong He authored at least 42 papers between 2011 and 2026.

Collaborative distances:

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

On csauthors.net:

Bibliography

2026
An Area-Efficient Noise-Shaping SAR ADC Utilizing Dynamic Common-Gate Amplifier With Charge-Boosted Amplification and Dynamic-Bulk-Switching.
IEEE Trans. Circuits Syst. I Regul. Pap., April, 2026

On-demand meal delivery: Drone scheduling with battery replacement optimization.
Comput. Oper. Res., 2026

A Power-efficient 5x Compressive Sensing Readout IC for 3D-stacked CMOS Image Sensor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2026

A 22nm 15.2μJ/Inference Speech Enhancement Accelerator with Contextual-Aware KV-Cache Management and Reconfigurable D-CIM Engine.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2026

2025
A Bit-Partitioned Floating-Point 6T SRAM Computing-in-Memory Macro Based on Dual-Edge Time-Domain Structure.
IEEE Trans. Circuits Syst. I Regul. Pap., December, 2025

A Current-Mode Multiply-Accumulate Macro in Sensing-Computing Fusion System for Feature Extraction and Redundancy Reduction.
IEEE Trans. Circuits Syst. II Express Briefs, May, 2025

Analytical multistage thermal resistance model for NSFET self-heating effects.
Microelectron. J., 2025

A Segmented Precision Configurable Computing-in-Memory Macro With Dual-Edge Time-Domain Structure.
IEEE Solid State Circuits Lett., 2025

A 1.11pJ/b 224Gb/s XSR Receiver with Slice-Based CTLE and PI-Based Clock Generator in 12nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2025

LP-Spec: Leveraging LPDDR PIM for Efficient LLM Mobile Speculative Inference with Architecture-Dataflow Co-Optimization.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2025

Tasa: Thermal-aware 3D-Stacked Architecture Design with Bandwidth Sharing for LLM Inference.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2025

2024
The distribution of scientific project funds model based on adaptive similarity fitting and NSGA-II.
Scientometrics, December, 2024

A 768.7-2124.2 TOPS/W Time-Domain Computing-in-Memory Macro With Low Static Leakage and Precision-Configurable TDC.
IEEE Trans. Circuits Syst. II Express Briefs, May, 2024

An eDRAM-Based Computing-in-Memory Macro With Full-Valid-Storage and Channel-Wise-Parallelism for Depthwise Neural Network.
IEEE Trans. Circuits Syst. II Express Briefs, May, 2024

A Five-Tap Delay-Line-Based Feed-Forward-Equalizer for 200-Gb/s Wireline Receiver in 28-nm CMOS.
IEEE J. Solid State Circuits, January, 2024

A Dual-Mode CMOS Image Sensor Based on in-Pixel Frame Differencing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

Self-Heating Effect of Device-Circuit with Back-side Power Delivery Network beyond 3nm Node.
Proceedings of the IEEE International Reliability Physics Symposium, 2024

OLSATM: Online Learning Based State-Aware Task Migration on S-NUCA Many-Cores.
Proceedings of the 42nd IEEE International Conference on Computer Design, 2024

2023
A 2.29-pJ/b 112-Gb/s Wireline Transceiver With RX Four-Tap FFE for Medium-Reach Applications in 28-nm CMOS.
IEEE J. Solid State Circuits, 2023

Workload-Aware Cache Replacement Policy Based on Bayesian Inference.
Proceedings of the IEEE International Conference on Systems, Man, and Cybernetics, 2023

A 0.43pJ/b 200Gb/s 5-Tap Delay-Line-Based Receiver FFE with Low-Frequency Equalization in 28nm CMOS.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023

2022
A low-fabrication-temperature, high-gain chip-scale waveguide amplifier.
Sci. China Inf. Sci., 2022

Proton radiation effects on high-speed silicon Mach-Zehnder modulators for space application.
Sci. China Inf. Sci., 2022

A 2.29pJ/b 112Gb/s Wireline Transceiver with RX 4-Tap FFE for Medium-Reach Applications in 28nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

Reliability-Improved Read Circuit and Self-Terminating Write Circuit for STT-MRAM in 16 nm FinFET.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

2021
Lean production of ship-pipe parts based on lot-sizing optimization and PFB control strategy.
Kybernetes, 2021

Pallet Scheduling Models Under Deterministic and Non-Deterministic Scenarios Using a Hybrid GA Method: Pallet Scheduling Models.
Int. J. Decis. Support Syst. Technol., 2021

2020
Velocity and Force Transfer Performance Analysis of a Parallel Hip Assistive Mechanism.
Robotica, 2020

Dynamic vehicle routing problem considering simultaneous dual services in the last mile delivery.
Kybernetes, 2020

What attracts vehicle consumers' buying.
Ind. Manag. Data Syst., 2020

A Novel Technique to Suppress Multiple-Triggering Effect in Typical DTSCRs under ESD Stress.
IEICE Trans. Electron., 2020

An effective metaheuristic for the last mile delivery with roaming delivery locations and stochastic travel times.
Comput. Ind. Eng., 2020

Performance Analysis of Greedy-based Construction Heuristics on Classical Vehicle Routing Problem.
Proceedings of the IEEE International Conference on Industrial Engineering and Engineering Management, 2020

2019
Improved turn-on behavior in a diode-triggered silicon-controlled rectifier for high-speed electrostatic discharge protection.
Sci. China Inf. Sci., 2019

Supplier portfolio of key outsourcing parts selection using a two-stage decision making framework for Chinese domestic auto-maker.
Comput. Ind. Eng., 2019

Last Mile Delivery With Stochastic Travel Times Considering Dual Services.
IEEE Access, 2019

Sub-Coordination in a Competing Supply Chain With a 3PL Provider.
IEEE Access, 2019

2015
Simplified carry save adder-based array multiplier scheme and circuits design.
Int. J. Circuit Theory Appl., 2015

Comprehensive understanding of hot carrier degradation in multiple-fin SOI FinFETs.
Proceedings of the IEEE International Reliability Physics Symposium, 2015

2014
NBTI degradation in STI-based LDMOSFETs.
Microelectron. Reliab., 2014

2013
A monitoring circuit for NBTI degradation at 65nm technology node.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2011
Process optimization of plasma nitridation SiON for 65 nm node gate dielectrics.
Sci. China Inf. Sci., 2011


  Loading...