Chunshu Li

Orcid: 0000-0002-0705-7304

According to our database1, Chunshu Li authored at least 29 papers between 2010 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Improved Hybrid Real-Binary PSO Using Modified Learning and Restarting Methods for Planar Microwave Absorber Designs.
IEEE Access, 2023

2022
An Automatic Defect Detection System for Petrochemical Pipeline Based on Cycle-GAN and YOLO v5.
Sensors, 2022

TKGAT: Graph attention network for knowledge-enhanced tag-aware recommendation system.
Knowl. Based Syst., 2022

2021
Cascade and Fusion: A Deep Learning Approach for Camouflaged Object Sensing.
Sensors, 2021

Link Trustworthiness Evaluation over Multiple Heterogeneous Information Networks.
Complex., 2021

2020
Metasurface-Based Wide-Angle Beam Steering for Optical Trapping.
IEEE Access, 2020

2019
Massive MIMO Channel Estimation Based on Improved Variable Step Size Regular Backtracking SAMP Algorithms.
Proceedings of the 19th IEEE International Conference on Communication Technology, 2019

2018
Energy-Efficient Digital Front-End Processor for 60 GHz Polar Transmitter.
J. Signal Process. Syst., 2018

2016
Computation-skip Error Mitigation Scheme for Power Supply Voltage Scaling in Recursive Applications.
J. Signal Process. Syst., 2016

Digitally Modulated CMOS Polar Transmitters for Highly-Efficient mm-Wave Wireless Communication.
IEEE J. Solid State Circuits, 2016

A 28 nm CMOS 7.04 Gsps polar digital front-end processor for 60 GHz transmitter.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2016

2015
Opportunities and Challenges of Digital Signal Processing in Deeply Technology-Scaled Transceivers.
J. Signal Process. Syst., 2015

Efficient Timing Mismatch Correction for Low-Cost Digital-Mixing Transmitter.
IEEE Trans. Signal Process., 2015

On the General Mathematical Framework, Calibration/Compensation Method, and Applications of Non-Ideal Software Defined Harmonics Rejection Transceivers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015

<30 mW rectangular-to-polar conversion processor in 802.11ad polar transmitter.
Proceedings of the 2015 IEEE International Conference on Acoustics, 2015

2014
Computation-skip error resilient scheme for recursive CORDIC.
Proceedings of the 2014 IEEE Workshop on Signal Processing Systems, 2014

Efficient duty-cycle mismatch compensation in digital transmitter.
Proceedings of the IEEE International Conference on Acoustics, 2014

2013
Exploration of Full HD Media Decoding on a Software Defined Radio Baseband Processor.
IEEE Trans. Signal Process., 2013

Efficient self-correction scheme for static non-idealities in nano-scale quadrature digital RF transmitters.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2013

Signal processing challenges for emerging digital intensive and digitally assisted transceivers with deeply scaled technology (Invited).
Proceedings of the IEEE Workshop on Signal Processing Systems, 2013

Adaptive filter based low complexity digital intensive harmonic rejection for SDR receiver.
Proceedings of the IEEE International Conference on Acoustics, 2013

Fractional dynamic clustering in downlink cellular network.
Proceedings of the International Workshop on High Mobility Wireless Communications, 2013

A low complexity extrinsic message based decoding algorithm for non-binary LDPC codes.
Proceedings of the International Workshop on High Mobility Wireless Communications, 2013

On relay placement schemes for multi-cell LTE-A system under co-channel interference.
Proceedings of the International Workshop on High Mobility Wireless Communications, 2013

A seamless dual-link handover scheme suitable for high-speed rail.
Proceedings of the International Workshop on High Mobility Wireless Communications, 2013

2012
Exploration of Full HD Media Decoding on SDR Baseband Processor.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012

A Generic Framework for Optimizing Digital Intensive Harmonic Rejection Receivers.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012

Reduced Complexity On-chip IQ-Imbalance Self-Calibration.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012

2010
A high efficient memory architecture for H.264/AVC motion compensation.
Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors, 2010


  Loading...