Li Chen

Orcid: 0000-0002-3769-1488

Affiliations:
  • University of Saskatchewan, Saskatoon, Canada


According to our database1, Li Chen authored at least 38 papers between 2010 and 2021.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2021
Radiation Tolerant SRAM Cell Design in 65nm Technology.
J. Electron. Test., 2021

Single Event Upset Evaluation for a 28-nm FDSOI SRAM Type Buffer in an ARM Processor.
J. Electron. Test., 2021

2019
A Layout-Based Rad-Hard DICE Flip-Flop Design.
J. Electron. Test., 2019

A Low Power and Low Noise Voltage-Controlled Oscillator in 28-nm FDSOI Technology for Wireless Communication Applications.
Proceedings of the 2019 IEEE Canadian Conference of Electrical and Computer Engineering, 2019

A Radiation-Tolerant CML Voltage Controlled Oscillator in 28nm CMOS FDSOI.
Proceedings of the 2019 IEEE Canadian Conference of Electrical and Computer Engineering, 2019

2018
A single event upset tolerant latch design.
Microelectron. Reliab., 2018

Modeling and analysis of single-event transient sensitivity of a 65 nm clock tree.
Microelectron. Reliab., 2018

A SEE Insensitive CML Voltage Controlled Oscillator in 65nm CMOS.
Proceedings of the 2018 IEEE Canadian Conference on Electrical & Computer Engineering, 2018

A Hardened-By-Design Technique for LC-Tank Voltage Controlled Oscillator.
Proceedings of the 2018 IEEE Canadian Conference on Electrical & Computer Engineering, 2018

2017
SEU reduction effectiveness of common centroid layout in differential latch at 130-nm CMOS technology.
Microelectron. Reliab., 2017

Wide range linearity improvement technique for linear wideband LNA.
IEICE Electron. Express, 2017

BPPT - Bulk potential protection technique for hardened sequentials.
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017

2016
A 0.1-8 GHz wideband low-noise amplifier exploiting gain-enhanced noise-cancelling technique.
IEICE Electron. Express, 2016

Layout-based Single Event Mitigation Techniques for Dynamic Logic Circuits.
J. Electron. Test., 2016

A Built-in Single Event Upsets Detector for Sequential Cells.
J. Electron. Test., 2016

A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets.
J. Electron. Test., 2016

An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology.
J. Electron. Test., 2016

Instruction-Vulnerability-Factor-Based Reliability Analysis Model for Program Memory.
J. Electron. Test., 2016

Total ionizing dose test facilities for micro-electronic circuits.
Proceedings of the 2016 IEEE Canadian Conference on Electrical and Computer Engineering, 2016

Single photon absorption laser facility for single event effect testing.
Proceedings of the 2016 IEEE Canadian Conference on Electrical and Computer Engineering, 2016

2015
A Novel Built-in Current Sensor for N-WELL SET Detection.
J. Electron. Test., 2015

Simulation and Experimental Evaluation of a Soft Error Tolerant Layout for SRAM 6T Bitcell in 65nm Technology.
J. Electron. Test., 2015

Analysis of advanced circuits for SET measurement.
Proceedings of the IEEE International Reliability Physics Symposium, 2015

A novel asymmetrical SRAM cell tolerant to soft errors.
Proceedings of the IEEE 28th Canadian Conference on Electrical and Computer Engineering, 2015

2014
Single Event Resilient Dynamic Logic Designs.
J. Electron. Test., 2014

Single-Event Transient Measurements on a DC/DC Pulse Width Modulator Using Heavy Ion, Proton, and Pulsed Laser.
J. Electron. Test., 2014

The Effect of Temperature-Induced Quiescent Operating Point Shift on Single-Event Transient Sensitivity in Analog/Mixed-Signal Circuits.
J. Electron. Test., 2014

New approaches for synthesis of redundant combinatorial logic for selective fault tolerance.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014

2013
A high linear broadband cascode LNA employing common-gate linearity enhancing technology.
IEICE Electron. Express, 2013

A low noise figure 2-GHz bandwidth LNA using resistive feedback with additional input inductors.
IEICE Electron. Express, 2013

A Bulk Built-In Voltage Sensor to Detect Physical Location of Single-Event Transients.
J. Electron. Test., 2013

Correlation of Heavy-Ion and Laser Testing on a DC/DC PWM Controller.
J. Electron. Test., 2013

Synthesis of Redundant Combinatorial Logic for Selective Fault Tolerance.
Proceedings of the IEEE 19th Pacific Rim International Symposium on Dependable Computing, 2013

2012
Single-Event Effects Analysis of a Pulse Width Modulator IC in a DC/DC Converter.
J. Electron. Test., 2012

A 2 GHz bandwidth LNA using resistive feedback with added inductor.
Proceedings of the IEEE International Conference on Ultra-Wideband, 2012

A broadband high linear LNA for GSM/LTE wireless communications.
Proceedings of the 25th IEEE Canadian Conference on Electrical and Computer Engineering, 2012

2010
A new Bulk Built-In Current Sensing circuit for single-event transient detection.
Proceedings of the 23rd Canadian Conference on Electrical and Computer Engineering, 2010

A wearable real-time fall detector based on Naive Bayes classifier.
Proceedings of the 23rd Canadian Conference on Electrical and Computer Engineering, 2010


  Loading...