Renaud Pacalet

Orcid: 0000-0002-6676-1123

According to our database1, Renaud Pacalet authored at least 55 papers between 1997 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Masked Vector Sampling for HQC.
IACR Cryptol. ePrint Arch., 2024

2023
Execution trace analysis for a precise understanding of latency violations.
Softw. Syst. Model., October, 2023

2021
Multi-resource scheduling for FPGA systems.
Microprocess. Microsystems, November, 2021

Execution Trace Analysis for a Precise Understanding of Latency Violations.
Proceedings of the 24th International Conference on Model Driven Engineering Languages and Systems, 2021

2020
Impact of Security Measures on Performance Aspects in SysML Models.
Proceedings of the 8th International Conference on Model-Driven Engineering and Software Development, 2020

SysML models: studying safety and security measures impact on performance using graph tainting.
Proceedings of the MODELS '20: ACM/IEEE 23rd International Conference on Model Driven Engineering Languages and Systems, 2020

Design Space Exploration with Deterministic Latency Guarantees for Crossbar MPSoC Architectures.
Proceedings of the 2020 IEEE International Conference on Communications, 2020

Efficient and Exact Design Space Exploration for Heterogeneous and Multi-Bus Platforms.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020

Efficient Scheduling of FPGAs for Cloud Data Center Infrastructures.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020

2019
Dynamic Guest Memory Resizing - Paravirtualized Approach.
Proceedings of the 27th Euromicro International Conference on Parallel, 2019

Static Data-Flow Analysis of UML/SysML Functional Views for Signal and Image Processing Applications.
Proceedings of the Model-Driven Engineering and Software Development, 2019

Efficient Data-Flow Analysis of UML/SysML Diagrams for Optimized Model Compilation of Hardware-software Systems.
Proceedings of the 7th International Conference on Model-Driven Engineering and Software Development, 2019

Modeling the Trade-off Between Security and Performance to Support the Product Life Cycle.
Proceedings of the 8th Mediterranean Conference on Embedded Computing, 2019

Odyn: Deadlock Prevention and Hybrid Scheduling Algorithm for Real-Time Dataflow Applications.
Proceedings of the 22nd Euromicro Conference on Digital System Design, 2019

2018
Model-Based Programming for Multi-processor Platforms with TTool/DIPLODOCUS and OMC.
Proceedings of the Model-Driven Engineering and Software Development, 2018

A Model Compilation Approach for Optimized Implementations of Signal-processing Systems.
Proceedings of the 6th International Conference on Model-Driven Engineering and Software Development, 2018

2017
A Model-Driven Engineering Methodology to Design Parallel and Distributed Embedded Systems.
ACM Trans. Design Autom. Electr. Syst., 2017

2016
Survey on Memory and Devices Disaggregation Solutions for HPC Systems.
Proceedings of the 2016 IEEE Intl Conference on Computational Science and Engineering, 2016

2015
Performance optimizations of integrity checking based on Merkle trees.
Proceedings of the Fourth Workshop on Hardware and Architectural Support for Security and Privacy, 2015

Hardware-assisted Memory Tracing on New SoCs Embedding FPGA Fabrics.
Proceedings of the 31st Annual Computer Security Applications Conference, 2015

2014
A UML Model-Driven Approach to Efficiently Allocate Complex Communication Schemes.
Proceedings of the Model-Driven Engineering Languages and Systems, 2014

SecBus, a Software/Hardware Architecture for Securing External Memories.
Proceedings of the 2nd IEEE International Conference on Mobile Cloud Computing, 2014

Model-Driven Design of Software Defined Radio Applications Based on UML.
Proceedings of the Embedded Systems Development, From Functional Models to Implementations, 2014

2013
Formal system-level design space exploration.
Concurr. Comput. Pract. Exp., 2013

TRESCCA - Trustworthy Embedded Systems for Secure Cloud Computing.
Proceedings of the 2013 International Conference on Availability, Reliability and Security, 2013

2012
Dynamic Power Management for the Iterative Decoding of Turbo Codes.
IEEE Trans. Very Large Scale Integr. Syst., 2012

DiplodocusDF, a Domain-Specific Modelling Language for Software Defined Radio Applications.
Proceedings of the 38th Euromicro Conference on Software Engineering and Advanced Applications, 2012

Flexible front-end processing for software defined radio applications using application specific instruction-set processors.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012

2010
Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics.
IEEE Trans. Computers, 2010

Dynamic Power Management on LDPC Decoders.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010


2009
Fast Simulation Techniques for Design Space Exploration.
Proceedings of the Objects, Components, Models and Patterns, 47th International Conference, 2009

High-Level System Modeling for Rapid HW/SW Architecture Exploration.
Proceedings of the Twentienth IEEE/IFIP International Symposium on Rapid System Prototyping, 2009

Open Platform for Prototyping of Advanced Software Defined Radio and Cognitive Radio Techniques.
Proceedings of the 12th Euromicro Conference on Digital System Design, 2009

SecBus: Operating System controlled hierarchical page-based memory bus protection.
Proceedings of the Design, Automation and Test in Europe, 2009

Optimum LDPC decoder: a memory architecture problem.
Proceedings of the 46th Design Automation Conference, 2009

2008
Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks.
IEEE Trans. Computers, 2008

Evaluation of ASIPs Design with LISATek.
Proceedings of the Embedded Computer Systems: Architectures, 2008

Silicon-level Solutions to Counteract Passive and Active Attacks.
Proceedings of the Fifth International Workshop on Fault Diagnosis and Tolerance in Cryptography, 2008

Flexible Baseband Architectures for Future Wireless Systems.
Proceedings of the 11th Euromicro Conference on Digital System Design: Architectures, 2008

Application Specific Processors for Multimedia Applications.
Proceedings of the 11th IEEE International Conference on Computational Science and Engineering, 2008

2007
A fast pipelined multi-mode DES architecture operating in IP representation.
Integr., 2007

Secured CAD Back-End Flow for Power-Analysis-Resistant Cryptoprocessors.
IEEE Des. Test Comput., 2007

Reconfigurable DSP Architectures for SDR Applications.
Proceedings of the 14th IEEE International Conference on Electronics, 2007

2006
Un environnement de conception de systèmes distribués basé sur UML.
Ann. des Télécommunications, 2006

A UML-based Environment for System Design Space Exploration.
Proceedings of the 13th IEEE International Conference on Electronics, 2006

Using GPU for fast Block-Matching.
Proceedings of the 14th European Signal Processing Conference, 2006

Abstract Application Modeling for System Design Space Exploration.
Proceedings of the Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006), 30 August, 2006

2005
The "Backend Duplication" Method.
Proceedings of the Cryptographic Hardware and Embedded Systems - CHES 2005, 7th International Workshop, Edinburgh, UK, August 29, 2005

2004
SoCs security: a war against side-channels.
Ann. des Télécommunications, 2004

CMOS Structures Suitable for Secured Hardware.
Proceedings of the 2004 Design, 2004

Differential Power Analysis Model and Some Results.
Proceedings of the Smart Card Research and Advanced Applications VI, 2004

2000
LUX: A Heterogeneous Parallel Computer Dedicated to Ray Tracing.
Parallel Distributed Comput. Pract., 2000

1999
LUX: An Heterogeneous Function Composition Parallel Computer for Graphics.
Proceedings of the Euro-Par '99 Parallel Processing, 5th International Euro-Par Conference, Toulouse, France, August 31, 1999

1997
A VLSI Architecture for Image Geometrical Transformations Using an Embedded Core Based Processor.
Proceedings of the 1997 International Conference on Application-Specific Systems, 1997


  Loading...