Ritik Raj
Orcid: 0009-0005-1853-6107
According to our database1,
Ritik Raj
authored at least 15 papers
between 2021 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
OneDSE: A Unified Microprocessor Metric Prediction and Design Space Exploration Framework.
CoRR, May, 2025
MCMComm: Hardware-Software Co-Optimization for End-to-End Communication in Multi-Chip-Modules.
CoRR, May, 2025
NSFlow: An End-to-End FPGA Framework with Scalable Dataflow Architecture for Neuro-Symbolic AI.
CoRR, April, 2025
SCALE-Sim v3: A modular cycle-accurate systolic accelerator simulator for end-to-end system analysis.
CoRR, April, 2025
Efficient Processing of Neuro-Symbolic AI: A Tutorial and Cross-Layer Co-Design Case Study.
Proceedings of the International Conference on Neuro-symbolic Systems, 2025
CogSys: Efficient and Scalable Neurosymbolic Cognition System via Algorithm-Hardware Co-Design.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2025
Axon: A Novel Systolic Array Architecture for Improved Run Time and Energy Efficient GeMM and Conv Operation with On-Chip im2col.
Proceedings of the Design, Automation & Test in Europe Conference, 2025
2024
Towards Efficient Neuro-Symbolic AI: From Workload Characterization to Hardware Architecture.
CoRR, 2024
A Secure Blockchain driven Food Supply Chain Prototype for Developing Territory in Farming Zone.
Proceedings of SNSFAIT 2024: International Symposium on Securing Next Generation Systems Using Future Artificial Intelligence Technologies, 2024
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2024
Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2024
2023
Manticore: Hardware-Accelerated RTL Simulation with Static Bulk-Synchronous Parallelism.
Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2023
2022
A 65nm Compute-In-Memory 7T SRAM Macro Supporting 4-bit Multiply and Accumulate Operation by Employing Charge Sharing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
2021
Proceedings of the Hybrid Intelligent Systems, 2021