Armin Alaghi

Orcid: 0000-0003-2055-6754

According to our database1, Armin Alaghi authored at least 51 papers between 2006 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Neural Network Compression for Noisy Storage Devices.
ACM Trans. Embed. Comput. Syst., 2023

2022
Introduction to the Special Issue on Approximate Systems.
ACM Trans. Design Autom. Electr. Syst., 2022

Verifiable Access Control for Augmented Reality Localization and Mapping.
CoRR, 2022

Homomorphically Encrypted Computation using Stochastic Encodings.
CoRR, 2022

2021
Exploiting Errors for Efficiency: A Survey from Circuits to Applications.
ACM Comput. Surv., 2021

HWTool: Fully Automatic Mapping of an Extensible C++ Image Processing Language to Hardware.
CoRR, 2021

Analysis and Mitigations of Reverse Engineering Attacks on Local Feature Descriptors.
CoRR, 2021

Porcupine: a synthesizing compiler for vectorized homomorphic encryption.
Proceedings of the PLDI '21: 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, 2021

Mitigating Reverse Engineering Attacks on Local Feature Descriptors.
Proceedings of the 32nd British Machine Vision Conference 2021, 2021

2020
SoK: Opportunities for Software-Hardware-Security Codesign for Next Generation Secure Computing.
Proceedings of the HASP@MICRO 2020: Hardware and Architectural Support for Security and Privacy, 2020

2019
Synthesizing Number Generators for Stochastic Computing using Mixed Integer Programming.
CoRR, 2019

2018
Energy-Efficient Neural Network Acceleration in the Presence of Bit-Level Memory Errors.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

Architecture Considerations for Stochastic Computing Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

The Promise and Challenge of Stochastic Computing.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

LightDB: A DBMS for Virtual Reality Video.
Proc. VLDB Endow., 2018

A Taxonomy of General Purpose Approximate Computing Techniques.
IEEE Embed. Syst. Lett., 2018

Stochastic Synthesis for Stochastic Computing.
CoRR, 2018

Exploiting Errors for Efficiency: A Survey from Circuits to Algorithms.
CoRR, 2018

Application Codesign of Near-Data Processing for Similarity Search.
Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium, 2018

Correlation manipulating circuits for stochastic computing.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

MATIC: Learning around errors for efficient low-voltage neural network accelerators.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

2017
Trading Accuracy for Energy in Stochastic Circuit Design.
ACM J. Emerg. Technol. Comput. Syst., 2017

Similarity Search on Automata Processors.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium, 2017

Exploring computation-communication tradeoffs in camera systems.
Proceedings of the 2017 IEEE International Symposium on Workload Characterization, 2017

A hardware-friendly bilateral solver for real-time virtual reality video.
Proceedings of High Performance Graphics, 2017

Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

Exploiting quality-energy tradeoffs with arbitrary quantization: special session paper.
Proceedings of the Twelfth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis Companion, 2017

POSTER: Application-Driven Near-Data Processing for Similarity Search.
Proceedings of the 26th International Conference on Parallel Architectures and Compilation Techniques, 2017

2016
NCAM: Near-Data Processing for Nearest Neighbor Search.
CoRR, 2016

Near Memory Similarity Search on Automata Processors.
CoRR, 2016

2015
The Logic of Random Pulses: Stochastic Computing.
PhD thesis, 2015

STRAUSS: Spectral Transform Use in Stochastic Circuit Synthesis.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015

Dimension reduction in statistical simulation of digital circuits.
Proceedings of the Symposium on Theory of Modeling & Simulation: DEVS Integrative M&S Symposium, 2015

Optimizing Stochastic Circuits for Accuracy-Energy Tradeoffs.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015

On the Functions Realized by Stochastic Computing Circuits.
Proceedings of the 25th edition on Great Lakes Symposium on VLSI, GLVLSI 2015, Pittsburgh, PA, USA, May 20, 2015

2014
Behavior of stochastic circuits under severe error conditions.
it Inf. Technol., 2014

Fast and accurate computation using stochastic circuits.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014

2013
Survey of Stochastic Computing.
ACM Trans. Embed. Comput. Syst., 2013

Exploiting correlation in stochastic circuit design.
Proceedings of the 2013 IEEE 31st International Conference on Computer Design, 2013

Stochastic circuits for real-time image-processing applications.
Proceedings of the 50th Annual Design Automation Conference 2013, 2013

2012
A spectral transform approach to stochastic circuits.
Proceedings of the 30th International IEEE Conference on Computer Design, 2012

Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo.
Proceedings of the 2012 IEEE/ACM International Conference on Computer-Aided Design, 2012

2011
Tomographic Testing and Validation of Probabilistic Circuits.
Proceedings of the 16th European Test Symposium, 2011

2008
Online Network-on-Chip Switch Fault Detection and Diagnosis Using Functional Switch Faults.
J. Univers. Comput. Sci., 2008

An NoC Test Strategy Based on Flooding with Power, Test Time and Coverage Considerations.
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008

NoC Reconfiguration for Utilizing the Largest Fault-free Connected Sub-structure.
Proceedings of the 2008 IEEE International Test Conference, 2008

Reliable NoC architecture utilizing a robust rerouting algorithm.
Proceedings of the 2008 East-West Design & Test Symposium, 2008

2007
Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Mode.
Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007), 2007

An HDL-Based Platform for High Level NoC Switch Testing.
Proceedings of the 16th Asian Test Symposium, 2007

2006
An Optimized BIST Architecture for FPGA Look-Up Table Testing.
Proceedings of the 2006 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), 2006

An Optimum ORA BIST for Multiple Fault FPGA Look-Up Table Testing.
Proceedings of the 15th Asian Test Symposium, 2006


  Loading...