Weikang Qian
Orcid: 0000-0002-5129-9431
According to our database1,
Weikang Qian
authored at least 102 papers
between 2008 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to Circuits.
ACM Trans. Design Autom. Electr. Syst., January, 2024
2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023
GPT-LS: Generative Pre-Trained Transformer with Offline Reinforcement Learning for Logic Synthesis.
Proceedings of the 41st IEEE International Conference on Computer Design, 2023
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
XMG-GPPIC: Efficient and Robust General-Purpose Processing-in-Cache with XOR-Majority-Graph.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023
High-accuracy Low-power Reconfigurable Architectures for Decomposition-based Approximate Lookup Table.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
AccALS: Accelerating Approximate Logic Synthesis by Selection of Multiple Local Approximate Changes.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
2022
VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
PAM: A Piecewise-Linearly-Approximated Floating-Point Multiplier With Unbiasedness and Configurability.
IEEE Trans. Computers, 2022
Joint Optimization of Randomizer and Computing Core for Low-Cost Stochastic Circuits.
Proceedings of the 17th ACM International Symposium on Nanoscale Architectures, 2022
MinAC: Minimal-Area Approximate Compressor Design Based on Exact Synthesis for Approximate Multipliers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Quantified Satisfiability-based Simultaneous Selection of Multiple Local Approximate Changes under Maximum Error Bound.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Scheduling Information-Guided Efficient High-Level Synthesis Design Space Exploration.
Proceedings of the IEEE 40th International Conference on Computer Design, 2022
Exploiting Uniform Spatial Distribution to Design Efficient Random Number Source for Stochastic Computing.
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022
Exploiting Scheduling Information for Efficient High-Level Synthesis Design Space Exploration.
Proceedings of the 30th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2022
Towards Low-Cost High-Accuracy Stochastic Computing Architecture for Univariate Functions: Design and Design Space Exploration.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
Linear Feedback Shift Register Reseeding for Stochastic Circuit Repairing and Minimization.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022
Proceedings of the Approximate Computing, 2022
Proceedings of the Approximate Computing, 2022
2021
Unary Coding and Variation-Aware Optimal Mapping Scheme for Reliable ReRAM-Based Neuromorphic Computing.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
ACM J. Emerg. Technol. Comput. Syst., 2021
IEEE Des. Test, 2021
Approximate Logic Synthesis in the Loop for Designing Low-Power Neural Network Accelerator.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Can Emerging Computing Paradigms Help Enhancing Reliability Towards the End of Technology Roadmap?
Proceedings of the IEEE International Reliability Physics Symposium, 2021
MinSC: An Exact Synthesis-Based Method for Minimal-Area Stochastic Circuits under Relaxed Error Bound.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Digital Offset for RRAM-based Neuromorphic Computing: A Novel Solution to Conquer Cycle-to-cycle Variation.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
2020
ALFANS: Multilevel Approximate Logic Synthesis Framework by Approximate Node Simplification.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
Introduction to special issue of 2019 China Semiconductor Technology International Conference (CSTIC) Symposium on Design and Automation of Circuits and Systems.
Integr., 2020
Accurate and Energy-Efficient Implementation of Non-Linear Adder in Parallel Stochastic Computing using Sorting Network.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
When Sorting Network Meets Parallel Bitstreams: A Fault-Tolerant Parallel Ternary Neural Network Accelerator based on Stochastic Computing.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Go Unary: A Novel Synapse Coding and Mapping Scheme for Reliable ReRAM-based Neuromorphic Computing.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020
Proceedings of the 25th Asia and South Pacific Design Automation Conference, 2020
2019
Energy-Efficient Nonvolatile SRAM Design Based on Resistive Switching Multi-Level Cells.
IEEE Trans. Circuits Syst. II Express Briefs, 2019
Simultaneous Area and Latency Optimization for Stochastic Circuits by D Flip-Flop Insertion.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019
An Efficient Method for Calculating the Error Statistics of Block-Based Approximate Adders.
IEEE Trans. Computers, 2019
Proceedings of the 2019 IEEE International Workshop on Signal Processing Systems, 2019
Proceedings of the 2019 IEEE International Workshop on Signal Processing Systems, 2019
Proceedings of the 13th IEEE International Conference on ASIC, 2019
2018
Variation-Aware Global Placement for Improving Timing-Yield of Carbon-Nanotube Field Effect Transistor Circuit.
ACM Trans. Design Autom. Electr. Syst., 2018
IEEE ACM Trans. Comput. Biol. Bioinform., 2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
Tier-Code: An XOR-Based RAID-6 Code with Improved Write and Degraded-Mode Read Performance.
Proceedings of the 2018 IEEE International Conference on Networking, 2018
Towards Theoretical Cost Limit of Stochastic Number Generators for Stochastic Computing.
Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI, 2018
Proceedings of the 23rd IEEE International Conference on Digital Signal Processing, 2018
Proceedings of the International Conference on Computer-Aided Design, 2018
Proceedings of the 2018 IEEE International Conference on Acoustics, 2018
Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis.
Proceedings of the 55th Annual Design Automation Conference, 2018
A Branch-and-Bound-Based Minterm Assignment Algorithm for Synthesizing Stochastic Circuit.
Proceedings of the Advanced Logic Synthesis, 2018
2017
ACM J. Emerg. Technol. Comput. Syst., 2017
An Accurate and Efficient Method to Calculate the Error Statistics of Block-based Approximate Adders.
CoRR, 2017
Approximate Disjoint Bi-Decomposition and Its Application to Approximate Logic Synthesis.
Proceedings of the 2017 IEEE International Conference on Computer Design, 2017
Design of accurate stochastic number generators with noisy emerging devices for stochastic computing.
Proceedings of the 2017 IEEE/ACM International Conference on Computer-Aided Design, 2017
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017
2016
IEEE Trans. Parallel Distributed Syst., 2016
Proceedings of the 2016 IEEE International Conference on Acoustics, 2016
Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 2016
Proceedings of the 24th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2016
An efficient method for multi-level approximate logic synthesis under error rate constraint.
Proceedings of the 53rd Annual Design Automation Conference, 2016
2015
Discret. Appl. Math., 2015
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015
Proceedings of the 25th edition on Great Lakes Symposium on VLSI, GLVLSI 2015, Pittsburgh, PA, USA, May 20, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
DPALS: A dynamic programming-based algorithm for two-level approximate logic synthesis.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
2014
IEEE Trans. Very Large Scale Integr. Syst., 2014
IEEE Trans. Computers, 2014
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014
Generating multiple correlated probabilities for MUX-based stochastic computing architecture.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014
2013
An ultra-fast parallel architecture using sequential circuits computing on random bits.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Proceedings of the 18th Asia and South Pacific Design Automation Conference, 2013
2012
A Novel Learning Algorithm for Bayesian Network and Its Efficient Implementation on GPU
CoRR, 2012
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2012
A stochastic reconfigurable architecture for fault-tolerant computation with sequential logic.
Proceedings of the 30th International IEEE Conference on Computer Design, 2012
An efficient implementation of numerical integration using logical computation on stochastic bit streams.
Proceedings of the 2012 IEEE/ACM International Conference on Computer-Aided Design, 2012
The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic.
Proceedings of the 2012 IEEE/ACM International Conference on Computer-Aided Design, 2012
The synthesis of linear Finite State Machine-based Stochastic Computational Elements.
Proceedings of the 17th Asia and South Pacific Design Automation Conference, 2012
2011
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011
IEEE Trans. Computers, 2011
Uniform approximation and Bernstein polynomials with coefficients in the unit interval.
Eur. J. Comb., 2011
2009
Int. J. Nanotechnol. Mol. Comput., 2009
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009
Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, 2009
2008
Proceedings of the 45th Design Automation Conference, 2008