Kun-Chih Chen

Orcid: 0000-0002-8908-468X

According to our database1, Kun-Chih Chen authored at least 64 papers between 2008 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Adaptive Machine Learning-Based Proactive Thermal Management for NoC Systems.
IEEE Trans. Very Large Scale Integr. Syst., August, 2023

Time Series-Based Sensor Selection and Lightweight Neural Architecture Search for RUL Estimation in Future Industry 4.0.
IEEE J. Emerg. Sel. Topics Circuits Syst., June, 2023

NN-based Bearing Fault Diagnosis Using Exponential Power Entropy and a Decision Threshold.
Proceedings of the IEEE International Conference on Omni-layer Intelligent Systems, 2023

Mitigate the Negative TL using Adaptive Thresholding for Fault Diagnosis.
Proceedings of the IEEE International Conference on Omni-layer Intelligent Systems, 2023

Welcome Message from the Chairs.
Proceedings of the IEEE International Conference on Omni-layer Intelligent Systems, 2023

2022
Thermal Sensor Placement for Multicore Systems Based on Low-Complex Compressive Sensing Theory.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Chapter Five - Routing algorithm design for power- and temperature-aware NoCs.
Adv. Comput., 2022

Composite Fault Diagnosis of Rotating Machinery With Collaborative Learning.
Proceedings of the 2022 International Symposium on VLSI Design, Automation and Test, 2022

Entropy-based Thermal Sensor Allocation for Temperature-aware Multi-core Platforms.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

Hybrid Binary-Stochastic Computing-based ANN Design with Binary-in-Series-out ReLU.
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022

2021
A Hierarchical K-Means-Assisted Scenario-Aware Reconfigurable Convolutional Neural Network.
IEEE Trans. Very Large Scale Integr. Syst., 2021

A Fast ECG Diagnosis by Using Non-Uniform Spectral Analysis and the Artificial Neural Network.
ACM Trans. Comput. Heal., 2021

A Lego-Based Neural Network Design Methodology With Flexible NoC.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2021

Dynamic Mapping Mechanism to Compute DNN Models on a Resource-limited NoC Platform.
Proceedings of the International Symposium on VLSI Design, Automation and Test, 2021

Embedded Bearing Fault Detection Platform Design for the Drivetrain System in the Future Industry 4.0 Era.
Proceedings of the International Symposium on VLSI Design, Automation and Test, 2021

A Convolutional Neural Network on Chip Design Methodology for CNN Hardware Implementation.
Proceedings of the 34th IEEE International System-on-Chip Conference, 2021

An Arbitrary Kernel-size Applicable NoC-based DNN Processor Design with Hybrid Data Reuse.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021

High-accuracy and Low-latency Hybrid Stochastic Computing for Artificial Neural Network.
Proceedings of the 18th International SoC Design Conference, 2021

High-Accurate Stochastic Computing for Artificial Neural Network by Using Extended Stochastic Logic.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

A Unipolar-based Stochastic LIF Neuron Design for Low-cost Spiking Neural Network.
Proceedings of the 2021 IEEE International Conference on Omni-Layer Intelligent Systems, 2021

2020
A NoC-based simulator for design and evaluation of deep neural networks.
Microprocess. Microsystems, 2020

Special issue on energy-efficient many-core embedded systems and architectures (SI: NoCArc18).
J. Syst. Archit., 2020

An Overview of Efficient Interconnection Networks for Deep Neural Network Accelerators.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2020

Design of a Sparsity-Aware Reconfigurable Deep Learning Accelerator Supporting Various Types of Operations.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2020

Guest Editorial: Communication-Aware Designs and Methodologies for Reliable and Adaptable On-Chip AI SubSystems and Accelerators.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2020

Integrated Group-based Valuable Sensor Selection Approach for Remaining Machinery Life Estimation in the Future Industry 4.0 Era.
Proceedings of the 2020 International Symposium on VLSI Design, Automation and Test, 2020

A Two-stage Training Mechanism for the CNN with Trainable Activation Function.
Proceedings of the International SoC Design Conference, 2020

Adaptive Machine Learning-Based Temperature Prediction Scheme for Thermal-Aware NoC System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019
NoC-based DNN accelerator: a future design paradigm.
Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip, 2019

A Low-Complex Compressive Sensing Based Thermal Sensor Placement for Multicore Systems.
Proceedings of the 17th IEEE International New Circuits and Systems Conference, 2019

Online Machine Learning-based Temperature Prediction for Thermal-aware NoC System.
Proceedings of the 2019 International SoC Design Conference, 2019

Dual-Precision Acceleration of Convolutional Neural Network Computation with Mixed Input and Output Data Reuse.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Cycle-Accurate NoC-based Convolutional Neural Network Simulator.
Proceedings of the International Conference on Omni-Layer Intelligent Systems, 2019

2018
Game-Based Thermal-Delay-Aware Adaptive Routing (GTDAR) for Temperature-Aware 3D Network-on-Chip Systems.
IEEE Trans. Parallel Distributed Syst., 2018

A fast ECG diagnosis by using spectral artificial neural network (SANN) approach.
Proceedings of the 2018 International Symposium on VLSI Design, 2018

NN-Noxim: High-Level Cycle-Accurate NoC-based Neural Networks Simulator.
Proceedings of the 11th International Workshop on Network on Chip Architectures, 2018

Optimization of Lookup Table Size in Table-Bound Design of Function Computation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
Path-Diversity-Aware Fault-Tolerant Routing Algorithm for Network-on-Chip Systems.
IEEE Trans. Parallel Distributed Syst., 2017

Thermal sensor allocation and full-system temperature characterization for thermal-aware mesh-based NoC system by using compressive sensing technique.
Proceedings of the 2017 International Symposium on VLSI Design, Automation and Test, 2017

Thermal/Traffic Mutual-Coupling Co-simulation Platform for 3D Network-on-Chip (NoC) Designs.
Proceedings of the 10th International Workshop on Network on Chip Architectures, 2017

Game-based Congestion-aware Adaptive Routing (GCAR) for Proactive Thermal-aware 3D Network-on-Chip Systems.
Proceedings of the 10th International Workshop on Network on Chip Architectures, 2017

Analyzing OpenCL 2.0 workloads using a heterogeneous CPU-GPU simulator.
Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software, 2017

A fast ECG diagnosis using frequency-based compressive neural network.
Proceedings of the IEEE 6th Global Conference on Consumer Electronics, 2017

Enabling fast preemption via Dual-Kernel support on GPUs.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017

2016
External tracking of an instrument by electric fields in minimally invasive surgery.
Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2016

Correlation-based temperature sensor allocation for thermal-aware mesh-based MPSoCs.
Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2016

Electrocardiogram diagnosis using wavelet-based artificial neural network.
Proceedings of the IEEE 5th Global Conference on Consumer Electronics, 2016

Correlation-graph-based temperature sensor allocation for thermal-aware network-on-chip systems.
Proceedings of the 2016 IEEE Asia Pacific Conference on Circuits and Systems, 2016

2015
RC-Based Temperature Prediction Scheme for Proactive Dynamic Thermal Management in Throttle-Based 3D NoCs.
IEEE Trans. Parallel Distributed Syst., 2015

An algorithmic error-resilient scheme for robust LDPC decoding.
Proceedings of the VLSI Design, Automation and Test, 2015

2014
Thermal-aware Dynamic Buffer Allocation for Proactive routing algorithm on 3D Network-on-Chip systems.
Proceedings of the Technical Papers of 2014 International Symposium on VLSI Design, 2014

LMS-based adaptive temperature prediction scheme for proactive thermal-aware three-dimensional Network-on-Chip systems.
Proceedings of the Technical Papers of 2014 International Symposium on VLSI Design, 2014

2013
Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit.
IEEE Trans. Very Large Scale Integr. Syst., 2013

Topology-Aware Adaptive Routing for Nonstationary Irregular Mesh in Throttled 3D NoC Systems.
IEEE Trans. Parallel Distributed Syst., 2013

Transport-layer-assisted routing for runtime thermal management of 3D NoC systems.
ACM Trans. Embed. Comput. Syst., 2013

Design of thermal management unit with vertical throttling scheme for proactive thermal-aware 3D NoC systems.
Proceedings of the 2013 International Symposium on VLSI Design, Automation, and Test, 2013

Proactive Thermal-Budget-Based Beltway Routing algorithm for thermal-aware 3D NoC systems.
Proceedings of the 2013 International Symposium on System on Chip, 2013

Traffic- and Thermal-aware Adaptive Beltway Routing for three dimensional Network-on-Chip systems.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2012
Transport-layer assisted vertical traffic balanced routing for thermal-aware three-dimensional Network-on-Chip systems.
Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, 2012

Traffic-Balanced Topology-Aware Multiple Routing Adjustment for Throttled 3D NOC Systems.
Proceedings of the 2012 IEEE Workshop on Signal Processing Systems, 2012

2011
A scalable built-in self-recovery (BISR) VLSI architecture and design methodology for 2D-mesh based on-chip networks.
Des. Autom. Embed. Syst., 2011

2010
Design of table-based function evaluators with reduced memory size Using a bottom-up non-uniform segmentation method.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2009
Construction of a Real-Time and Secure Mobile Ticket System.
J. Inf. Sci. Eng., 2009

2008
Efficient pre-clipping and clipping algorithms for 3D graphics geometry computation.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008


  Loading...