Marc Tiebout
According to our database1,
Marc Tiebout
authored at least 51 papers
between 2000 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2020
IEEE J. Solid State Circuits, 2020
Millimeter-Wave Avalanche Noise Sources Based on p-i-n Diodes in 130 nm SiGe BiCMOS Technology: Device Characterization and CAD Modeling.
IEEE Access, 2020
2019
Proceedings of the 2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS), 2019
2018
Class-J SiGe X-Band Power Amplifier Using a Ladder Filter-Based AM-PM Distortion Reduction Technique.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
A quad-core 15GHz BiCMOS VCO with -124dBc/Hz phase noise at 1MHz offset, -189dBc/Hz FOM, and robust to multimode concurrent oscillations.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
2017
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017
2016
IEEE J. Solid State Circuits, 2016
A 15.5-39GHz BiCMOS VGA with phase shift compensation for 5G mobile communication transceivers.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016
2015
IEEE Trans. Circuits Syst. I Regul. Pap., 2015
Proceedings of the ESSCIRC Conference 2015, 2015
2014
Proceedings of the Technical Papers of 2014 International Symposium on VLSI Design, 2014
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014
2013
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013
2012
Low Power Wideband Receiver and Transmitter Chipset for mm-Wave Imaging in SiGe Bipolar Technology.
IEEE J. Solid State Circuits, 2012
Proceedings of the 38th European Solid-State Circuit conference, 2012
2011
IEEE Trans. Circuits Syst. II Express Briefs, 2011
2010
IEEE J. Solid State Circuits, 2010
2009
Design of Ultra-Wideband Low-Noise Amplifiers in 45-nm CMOS Technology: Comparison Between Planar Bulk and SOI FinFET Devices.
IEEE Trans. Circuits Syst. I Regul. Pap., 2009
Analysis and Design of an Integrated Notch Filter for the Rejection of Interference in UWB Systems.
IEEE J. Solid State Circuits, 2009
IEEE J. Solid State Circuits, 2009
IET Circuits Devices Syst., 2009
Proceedings of the 35th European Solid-State Circuits Conference, 2009
A highly linear, differential gyrator in 65nm CMOS for reconfigurable GHz applications.
Proceedings of the 35th European Solid-State Circuits Conference, 2009
Proceedings of the 35th European Solid-State Circuits Conference, 2009
Proceedings of the 35th European Solid-State Circuits Conference, 2009
Proceedings of the 35th European Solid-State Circuits Conference, 2009
2008
IEEE J. Solid State Circuits, 2008
Proceedings of the 2008 IEEE International Solid-State Circuits Conference, 2008
Proceedings of the 2008 IEEE International Solid-State Circuits Conference, 2008
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
Proceedings of the ESSCIRC 2008, 2008
Proceedings of the ESSCIRC 2008, 2008
2007
Microelectron. Reliab., 2007
A 0.13μm CMOS LNA with Integrated Balun and Notch Filter for 3-to-5GHz UWB Receivers.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007
An Integrated Gravimetric FBAR Circuit for Operation in Liquids Using a Flip-Chip Extended 0.13μm CMOS Technology.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007
An analog front-end with integrated notch filter for 3-5 GHz UWB receivers in 0.13 μm CMOS.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007
2006
IEEE J. Solid State Circuits, 2006
2005
Proceedings of the 31st European Solid-State Circuits Conference, 2005
Proceedings of the 31st European Solid-State Circuits Conference, 2005
2004
A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider.
IEEE J. Solid State Circuits, 2004
A low-power low-voltage NMOS bulk-mixer with 20 GHz bandwidth in 90 nm CMOS.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
MOS varactors with n- and p-type gates and their influence on an LC-VCO in digital CMOS.
IEEE J. Solid State Circuits, 2003
Physical scaling of integrated inductor layout and model and its application to WLAN VCO design at 11GHz and 17GHz.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
A 1V fully integrated CMOS transformer based mixer with 5.5dB gain, 14.5dB SSB noise figure and 0dBm input IP3.
Proceedings of the ESSCIRC 2003, 2003
A 50 GHz direct injection locked oscillator topology as low power frequency divider in 0.13 μm CMOS.
Proceedings of the ESSCIRC 2003, 2003
2002
Influence of novel MOS varactors on the performance of a fully integrated UMTS VCO in standard 0.25-μm CMOS technology.
IEEE J. Solid State Circuits, 2002
2001
Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS.
IEEE J. Solid State Circuits, 2001
A new model for thermal channel noise of deep-submicron MOSFETs and its application in RF-CMOS design.
IEEE J. Solid State Circuits, 2001
2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000