Stephen A. Edwards

According to our database1, Stephen A. Edwards authored at least 79 papers between 1996 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Homepage:

On csauthors.net:

Bibliography

2019
Compositional Dataflow Circuits.
ACM Trans. Embedded Comput. Syst., 2019

Master of none acceleration: a comparison of accelerator architectures for analytical query processing.
Proceedings of the 46th International Symposium on Computer Architecture, 2019

2018
Further Experiences Teaching an FPGA-Based Embedded Systems Class.
Proceedings of the Cyber Physical Systems. Model-Based Design - 8th International Workshop, 2018

On Determinism.
Proceedings of the Principles of Modeling, 2018

2017
Compositional dataflow circuits.
Proceedings of the 15th ACM-IEEE International Conference on Formal Methods and Models for System Design, 2017

Deadlock-free joins in DB-mesh, an asynchronous systolic array accelerator.
Proceedings of the 13th International Workshop on Data Management on New Hardware, 2017

Network Synthesis for Database Processing Units.
Proceedings of the 54th Annual Design Automation Conference, 2017

From functional programs to pipelined dataflow circuits.
Proceedings of the 26th International Conference on Compiler Construction, 2017

2015
Implementing latency-insensitive dataflow blocks.
Proceedings of the 13. ACM/IEEE International Conference on Formal Methods and Models for Codesign, 2015

Hardware synthesis from a recursive functional language.
Proceedings of the 2015 International Conference on Hardware/Software Codesign and System Synthesis, 2015

2014
MEMOCODE 2014 software design contest: Space Invaders emulator.
Proceedings of the Twelfth ACM/IEEE International Conference on Formal Methods and Models for Codesign, 2014

2013
Synchronous Programming (Dagstuhl Seminar 13471).
Dagstuhl Reports, 2013

2012
Cache Impacts of Datatype Acceleration.
Computer Architecture Letters, 2012

MEMOCODE 2012 hardware/software codesign contest: DNA sequence aligner.
Proceedings of the Tenth ACM/IEEE International Conference on Formal Methods and Models for Codesign, 2012

2011
Preface.
Fundam. Inform., 2011

2010
Buffer Sharing in Rendezvous Programs.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2010

A novel analysis space for pointer analysis and its application for bug finding.
Sci. Comput. Program., 2010

Computation vs. Memory Systems: Pinning Down Accelerator Bottlenecks.
Proceedings of the Computer Architecture, 2010

Ensuring deterministic concurrency through compilation.
Proceedings of the 24th IEEE International Symposium on Parallel and Distributed Processing, 2010

Simple and fast biased locks.
Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, 2010

Compiling SHIM.
Proceedings of the Synthesis of Embedded Software, 2010

2009
Synthesis and Optimization of Pipelined Packet Processors.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2009

Concurrency and Communication: Lessons from the SHIM Project.
Proceedings of the Software Technologies for Embedded and Ubiquitous Systems, 2009

Celling SHIM: compiling deterministic concurrency to a heterogeneous multicore.
Proceedings of the 2009 ACM Symposium on Applied Computing (SAC), 2009

Buffer sharing in CSP-like programs.
Proceedings of the 7th ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE 2009), 2009

A disruptive computer design idea: Architectures with repeatable timing.
Proceedings of the 27th International Conference on Computer Design, 2009

Compositional deadlock detection for rendezvous communication.
Proceedings of the 9th ACM & IEEE International conference on Embedded software, 2009

09481 Abstracts Collection - SYNCHRON 2009.
Proceedings of the SYNCHRON 2009, 22.11. - 27.11.2009, 2009

Compile-Time Analysis and Specialization of Clocks in Concurrent Programs.
Proceedings of the Compiler Construction, 18th International Conference, 2009

Languages for Design and Verification.
Proceedings of the Embedded Systems Design and Verification, 2009

2008
Transforming Cyclic Circuits Into Acyclic Equivalents.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2008

Instantaneous Transitions in Esterel.
Electron. Notes Theor. Comput. Sci., 2008

Flexible pointer analysis using assign-fetch graphs.
Proceedings of the 2008 ACM Symposium on Applied Computing (SAC), 2008

Static elaboration of recursion for concurrent software.
Proceedings of the 2008 ACM SIGPLAN Symposium on Partial Evaluation and Semantics-based Program Manipulation, 2008

Static Deadlock Detection for the SHIM Concurrent Language.
Proceedings of the 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), 2008

A deterministic multi-way rendezvous library for haskell.
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008

Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads.
Proceedings of the Design, Automation and Test in Europe, 2008

Predictable programming on a precision timed architecture.
Proceedings of the 2008 International Conference on Compilers, 2008

2007
Optimizing Sequential Cycles Through Shannon Decomposition and Retiming.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2007

Code Generation in the Columbia Esterel Compiler.
EURASIP J. Emb. Sys., 2007

The Case for the Precision Timed (PRET) Machine.
Proceedings of the 44th Design Automation Conference, 2007

Compiling Esterel.
Springer, ISBN: 978-0-387-70626-9, 2007

2006
SHIM: a deterministic model for heterogeneous embedded systems.
IEEE Trans. VLSI Syst., 2006

A Domain-Specific Language for Generating Dataflow Analyzers.
Electron. Notes Theor. Comput. Sci., 2006

Compiling Esterel into Static Discrete-Event Code.
Electron. Notes Theor. Comput. Sci., 2006

The Challenges of Synthesizing Hardware from C-Like Languages.
IEEE Design & Test of Computers, 2006

Using program specialization to speed SystemC fixed-point simulation.
Proceedings of the 2006 ACM SIGPLAN Workshop on Partial Evaluation and Semantics-based Program Manipulation, 2006

R-SHIM: deterministic concurrency with recursion and shared variables.
Proceedings of the 4th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2006), 2006

Efficient code generation from SHIM models.
Proceedings of the 2006 ACM SIGPLAN/SIGBED Conference on Languages, 2006

An Efficient Algorithm for the Analysis of Cyclic Circuits.
Proceedings of the 2006 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), 2006

A Processor Extension for Cycle-Accurate Real-Time Software.
Proceedings of the Embedded and Ubiquitous Computing, International Conference, 2006

Scheduling-independent threads and exceptions in SHIM.
Proceedings of the 6th ACM & IEEE International conference on Embedded software, 2006

Synthesis of high-performance packet processing pipelines.
Proceedings of the 43rd Design Automation Conference, 2006

2005
Languages for Embedded Systems.
Proceedings of the Embedded Systems Handbook., 2005

Experiences teaching an FPGA-based embedded systems class.
SIGBED Review, 2005

Pointer Analysis for Source-to-Source Transformations.
Proceedings of the 5th IEEE International Workshop on Source Code Analysis and Manipulation (SCAM 2005), 30 September, 2005

Deterministic receptive processes are Kahn processes.
Proceedings of the 3rd ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2005), 2005

Separate Compilation for Synchronous Modules.
Proceedings of the Embedded Software and Systems, Second International Conference, 2005

The Challenges of Hardware Synthesis from C-Like Languages.
Proceedings of the 2005 Design, 2005

Incremental Algorithms for Inter-procedural Analysis of Safety Properties.
Proceedings of the Computer Aided Verification, 17th International Conference, 2005

Approximate Reachability for Dead Code Elimination in Esterel.
Proceedings of the Automated Technology for Verification and Analysis, 2005

2004
Generating fast code from concurrent program dependence graphs.
Proceedings of the 2004 ACM SIGPLAN/SIGBED Conference on Languages, 2004

NDL: a domain-specific language for device drivers.
Proceedings of the 2004 ACM SIGPLAN/SIGBED Conference on Languages, 2004

04491 Executive Summary - Synchronous Programming - SYNCHRON'04.
Proceedings of the Synchronous Programming - SYNCHRON'04, 28. November - 3. December 2004, 2004

04491 Abstracts Collection - Synchronous Programming - SYNCHRON'04.
Proceedings of the Synchronous Programming - SYNCHRON'04, 28. November - 3. December 2004, 2004

SHIM: A Language for Hardware/Software Integration.
Proceedings of the Synchronous Programming - SYNCHRON'04, 28. November - 3. December 2004, 2004

2003
Tutorial: Compiling concurrent languages for sequential processors.
ACM Trans. Design Autom. Electr. Syst., 2003

The semantics and execution of a synchronous block-diagram language.
Sci. Comput. Program., 2003

The synchronous languages 12 years later.
Proceedings of the IEEE, 2003

High Level Modeling and Validation Methodologies for Embedded Systems: Bridging the Productivity Gap.
Proceedings of the 16th International Conference on VLSI Design (VLSI Design 2003), 2003

Porting a Network Cryptographic Service to the RMC2000: A Case Study in Embedded Software Development.
Proceedings of the 2003 Design, 2003

Making cyclic circuits acyclic.
Proceedings of the 40th Design Automation Conference, 2003

Porting a Network Cryptographic Service to the RMC2000.
Proceedings of the Embedded Software for SoC, 2003

2002
An Esterel compiler for large control-dominated systems.
IEEE Trans. on CAD of Integrated Circuits and Systems, 2002

High-Level Synthesis from the Synchronous Language Esterel.
Proceedings of the 11th IEEE/ACM International Workshop on Logic & Synthesis, 2002

1999
Compiling Esterel into sequential code.
Proceedings of the Seventh International Workshop on Hardware/Software Codesign, 1999

1998
Efficient Verification and Synthesis using Design Commonalities.
Proceedings of the 11th International Conference on VLSI Design (VLSI Design 1991), 1998

1996



  Loading...