Ali Akoglu
Orcid: 0000-0001-7982-8991
According to our database1,
Ali Akoglu
authored at least 102 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
IEEE Des. Test, February, 2024
2023
A Novel Implementation Methodology for Error Correction Codes on a Neuromorphic Architecture.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2023
Gpu-based and streaming-enabled implementation of pre-processing flow towards enhancing optical character recognition accuracy and efficiency.
Clust. Comput., December, 2023
ACM Trans. Embed. Comput. Syst., March, 2023
Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, 2023
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2023
Proceedings of the 3rd Workshop on Flexible Resource and Application Management on the Edge, 2023
PyTorch and CEDR: Enabling Deployment of Machine Learning Models on Heterogeneous Computing Systems.
Proceedings of the 20th ACS/IEEE International Conference on Computer Systems and Applications, 2023
2022
Performant, Multi-Objective Scheduling of Highly Interleaved Task Graphs on Heterogeneous System on Chip Devices.
IEEE Trans. Parallel Distributed Syst., 2022
JITA4DS: Disaggregated Execution of Data Science Pipelines Between the Edge and the Data Centre.
J. Web Eng., 2022
IEEE Embed. Syst. Lett., 2022
CoRR, 2022
A Hardware-based HEFT Scheduler Implementation for Dynamic Workloads on Heterogeneous SoCs.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
Profile-Guided Parallel Task Extraction and Execution for Domain Specific Heterogeneous SoC.
Proceedings of the IEEE Intl Conf on Parallel & Distributed Processing with Applications, 2022
Enabling Software-Defined RF Convergence with a Novel Coarse-Scale Heterogeneous Processor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
GPGPU-based High Throughput Image Pre-processing Towards Large-Scale Optical Character Recognition.
Proceedings of the 19th IEEE/ACS International Conference on Computer Systems and Applications, 2022
2021
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
Proceedings of the ICWE 2021 Workshops, 2021
Proceedings of the Service-Oriented Computing - ICSOC 2021 Workshops, 2021
2020
J. Signal Process. Syst., 2020
A Value-Oriented Job Scheduling Approach for Power-Constrained and Oversubscribed HPC Systems.
IEEE Trans. Parallel Distributed Syst., 2020
IEEE Trans. Computers, 2020
Dynamic power management for value-oriented schedulers in power-constrained HPC system.
Parallel Comput., 2020
Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium Workshops, 2020
Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium Workshops, 2020
FPGA Based High-Throughput Real-Time Feature Extraction for Modulation Classification.
Proceedings of the 28th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2020
2019
Implementation of scalable bidomain-based 3D cardiac simulations on a graphics processing unit cluster.
J. Supercomput., 2019
Utility-based resource management in an oversubscribed energy-constrained heterogeneous environment executing parallel applications.
Parallel Comput., 2019
CoRR, 2019
Design of High Throughput FPGA-Based Testbed for Accelerating Error Characterization of LDPC Codes.
Proceedings of the 2019 International Conference on ReConFigurable Computing and FPGAs, 2019
Proceedings of the 20th International Conference on Parallel and Distributed Computing, 2019
Proceedings of the 26th IEEE International Conference on High Performance Computing, 2019
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis Companion, 2019
Proceedings of the 16th IEEE/ACS International Conference on Computer Systems and Applications, 2019
2018
Balancing the learning ability and memory demand of a perceptron-based dynamically trainable neural network.
J. Supercomput., 2018
Hardware Implementation and Performance Analysis of Resource Efficient Probabilistic Hard Decision LDPC Decoders.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
Proceedings of the 2018 International Conference on ReConFigurable Computing and FPGAs, 2018
Proceedings of the 2018 IEEE International Conference on Autonomic Computing, 2018
Proceedings of the 2018 Conference on Design and Architectures for Signal and Image Processing, 2018
Proceedings of the 15th IEEE/ACS International Conference on Computer Systems and Applications, 2018
2017
Clust. Comput., 2017
High Performance Machine Learning (HPML) Framework to Support DDDAS Decision Support Systems: Design Overview.
Proceedings of the 2nd IEEE International Workshops on Foundations and Applications of Self* Systems, 2017
Analysis and implementation of resource efficient probabilistic Gallager B LDPC decoder.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017
Proceedings of the 26th International Conference on Computer Communication and Networks, 2017
Proceedings of the 2017 International Conference on Cloud and Autonomic Computing, 2017
Proceedings of the 2017 International Conference on Cloud and Autonomic Computing, 2017
Proceedings of the 2017 International Conference on Cloud and Autonomic Computing, 2017
Proceedings of the 19th IEEE International Conference on High Performance Computing and Communications; 15th IEEE International Conference on Smart City; 3rd IEEE International Conference on Data Science and Systems, 2017
2016
Proceedings of the 2016 International Conference on Cloud and Autonomic Computing, 2016
An Autonomic Workflow Performance Manager for Weather Research and Forecast Workflows.
Proceedings of the 2016 International Conference on Cloud and Autonomic Computing, 2016
Proceedings of the ACM 7th Workshop on Scientific Cloud Computing, 2016
Resource efficient real-time processing of Contrast Limited Adaptive Histogram Equalization.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016
Proceedings of the 13th IEEE/ACS International Conference of Computer Systems and Applications, 2016
2014
A power efficient reconfigurable system-in-stack: 3D integration of accelerators, FPGAs, and DRAM.
Proceedings of the 27th IEEE International System-on-Chip Conference, 2014
Overcoming the Limitations Posed by TCR-beta Repertoire Modeling through a GPU-Based In-Silico DNA Recombination Algorithm.
Proceedings of the 2014 IEEE 28th International Parallel and Distributed Processing Symposium, 2014
Proceedings of the 2014 International Conference on Cloud and Autonomic Computing, 2014
2013
J. Signal Process. Syst., 2013
Integration of Net-Length Factor with Timing- and Routability-Driven Clustering Algorithms.
ACM Trans. Reconfigurable Technol. Syst., 2013
ACM Trans. Reconfigurable Technol. Syst., 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013
2012
Bit-by-Bit Pipelined and Hybrid-Grained 2D Architecture for Motion Estimation of H.264/AVC.
J. Signal Process. Syst., 2012
High Performance Biological Pairwise Sequence Alignment: FPGA versus GPU versus Cell BE versus GPP.
Int. J. Reconfigurable Comput., 2012
Proceedings of the 26th IEEE International Parallel and Distributed Processing Symposium Workshops & PhD Forum, 2012
2011
ACM Trans. Reconfigurable Technol. Syst., 2011
Parallel Implementation of the Irregular Terrain Model (ITM) for Radio Transmission Loss Prediction Using GPU and Cell BE Processors.
IEEE Trans. Parallel Distributed Syst., 2011
Architecture design of variable block size motion estimation for full and fast search algorithms in H.264/AVC.
Comput. Electr. Eng., 2011
Proceedings of the 2011 International Conference on Field-Programmable Technology, 2011
Queral Networks: Toward an Approach for Engineering Large Artificial Neural Networks.
Proceedings of the 18th IEEE International Conference and Workshops on the Engineering of Computer-Based Systems, 2011
Proceedings of the 48th Design Automation Conference, 2011
Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, 2011
2010
Int. J. Reconfigurable Comput., 2010
Self-configurable architecture for reusable systems with Accelerated Relocation Circuit (SCARS-ARC).
Proceedings of the 24th IEEE International Symposium on Parallel and Distributed Processing, 2010
Proceedings of the 19th ACM International Symposium on High Performance Distributed Computing, 2010
An adaptable low density parity check (LDPC) engine for space based communication systems.
Proceedings of the 2010 NASA/ESA Conference on Adaptive Hardware and Systems, 2010
2009
Clust. Comput., 2009
Scalable and highly parallel implementation of Smith-Waterman on graphics processing unit using CUDA.
Clust. Comput., 2009
Proceedings of the 23rd IEEE International Symposium on Parallel and Distributed Processing, 2009
Proceedings of the 23rd IEEE International Symposium on Parallel and Distributed Processing, 2009
Accelerated discovery through integration of Kepler with data turbine for ecosystem research.
Proceedings of the 7th IEEE/ACS International Conference on Computer Systems and Applications, 2009
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2009
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2009
2008
A coarse grained and hybrid reconfigurable architecture with flexible NoC router for variable block size motion estimation.
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008
A hybrid processing element based reconfigurable architecture for hashing algorithms.
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008
Concurrent timing based and routability driven depopulation technique for FPGA packing.
Proceedings of the 2008 International Conference on Field-Programmable Technology, 2008
Highly Parallel FPGA Based IEEE-754 Compliant Double-Precision Floating-Point Division.
Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2008
SCARS: Scalable Self-Configurable Architecture for Reusable Space Systems.
Proceedings of the 2008 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2008
Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, 2008
2007
A Coarse Grained Reconfigurable Architecture for Variable Block Size Motion Estimation.
Proceedings of the 2007 International Conference on Field-Programmable Technology, 2007
A Highly Parallel FPGA based IEEE-754 Compliant Double-Precision Binary Floating-Point Multiplication Algorithm.
Proceedings of the 2007 International Conference on Field-Programmable Technology, 2007
Proceedings of the 2007 International Conference on Field-Programmable Technology, 2007
Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications.
Proceedings of the IEEE International Conference on Application-Specific Systems, 2007
Hierarchical Built-in Self-testing and FPGA Based Healing Methodology for System-on-a-Chip.
Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems (AHS 2007), 2007
Proceedings of the Artificial Intelligence for Prognostics, 2007
2005
Application Specific Reconfigurable Architecture Design.
Proceedings of The 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, 2005
2004
Cluster Extraction for Hybrid FPGA Architecture in Computation Intensive Applications.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 2004
2003
An Analysis Tool Set for Reconfigurable Media Processing.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23, 2003
2002
Pattern Recognition Tool to Detect Reconfigurable Patterns in MPEG4 Video Processing.
Proceedings of the 16th International Parallel and Distributed Processing Symposium (IPDPS 2002), 2002