Bodhisatwa Sadhu

Orcid: 0000-0002-5849-9006

According to our database1, Bodhisatwa Sadhu authored at least 32 papers between 2008 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
A 24-30GHz Power Amplifier with >20-dBm Psat and <0.1-dB AM-AM Distortion for 5G Applications in 130-nm SiGe BiCMOS.
IEICE Trans. Electron., November, 2023

2022
A 24-30-GHz 256-Element Dual-Polarized 5G Phased Array Using Fast On-Chip Beam Calculators and Magnetoelectric Dipole Antennas.
IEEE J. Solid State Circuits, 2022

A 24-to-30GHz 256-Element Dual-Polarized 5G Phased Array with Fast Beam-Switching Support for >30, 000 Beams.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

2021
Session 14 Overview: mm-Wave Transceivers for Communication and Radar Wireless Subcommittee.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2020
A 250-mW 60-GHz CMOS Transceiver SoC Integrated With a Four-Element AiP Providing Broad Angular Link Coverage.
IEEE J. Solid State Circuits, 2020

2018
A Fully Decoupled LC Tank VCO Topology for Amplitude Boosted Low Phase Noise Operation.
IEEE J. Solid State Circuits, 2018

Antenna-in-package design and module integration for millimeter-wave communication and 5G.
Proceedings of the 2018 International Symposium on VLSI Design, 2018

A 128-element Dual-Polarized Software-Defined Phased Array Radio for mm-wave 5G Experimentation.
Proceedings of the 2nd ACM Workshop on Millimeter Wave Networks and Sensing Systems, 2018

Circuit and antenna-in-package innovations for scaled mmWave 5G phased array modules.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018

Scaling Millimeter-Wave Phased Arrays: Challenges and Solutions.
Proceedings of the 2018 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), 2018

2017
Introduction to the Special Section on the 2016 IEEE BCTM and IEEE CSICS.
IEEE J. Solid State Circuits, 2017

A 28-GHz 32-Element TRX Phased-Array IC With Concurrent Dual-Polarized Operation and Orthogonal Phase and Gain Control for 5G Communications.
IEEE J. Solid State Circuits, 2017

7.2 A 28GHz 32-element phased-array transceiver IC with concurrent dual polarized beams and 1.4 degree beam-steering resolution for 5G communication.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

2016
10.8 A 12-to-26GHz fractional-N PLL with dual continuous tuning LC-D/VCOs.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016

2015
A 52 GHz Frequency Synthesizer Featuring a 2nd Harmonic Extraction Technique That Preserves VCO Performance.
IEEE J. Solid State Circuits, 2015

W-band scalable phased arrays for imaging and communications.
IEEE Commun. Mag., 2015

10.9 A 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a ΔΣ noise-cancellation scheme.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015

2014
Indirect Performance Sensing for On-Chip Self-Healing of Analog and RF Circuits.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

Adaptive Circuit Design Methodology and Test Applied to Millimeter-Wave Circuits.
IEEE Des. Test, 2014

Building an on-chip spectrum sensor for cognitive radios.
IEEE Commun. Mag., 2014

2013
A 23.5 GHz PLL With an Adaptively Biased VCO in 32 nm SOI-CMOS.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

Multi-Beam Spatio-Spectral Beamforming Receiver for Wideband Phased Arrays.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

Analysis and Design of a 5 GS/s Analog Charge-Domain FFT for an SDR Front-End in 65 nm CMOS.
IEEE J. Solid State Circuits, 2013

A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing.
IEEE J. Solid State Circuits, 2013

An Integral Path Self-Calibration Scheme for a Dual-Loop PLL.
IEEE J. Solid State Circuits, 2013

Indirect performance sensing for on-chip analog self-healing via Bayesian model fusion.
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013

2012
An integral path self-calibration scheme for a 20.1-26.7GHz dual-loop PLL in 32nm SOI CMOS.
Proceedings of the Symposium on VLSI Circuits, 2012


An 8GHz multi-beam spatio-spectral beamforming receiver using an all-passive discrete time analog baseband in 65nm CMOS.
Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012

2010
Capacitor bank design for wide tuning range LC VCOs: 850MHz-7.1GHz (157%).
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

2009
A CMOS 3.3-8.4 GHz wide tuning range, low phase noise LC VCO.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009

2008
Modeling and synthesis of wide-band switched-resonators for VCOs.
Proceedings of the IEEE 2008 Custom Integrated Circuits Conference, 2008


  Loading...