Peter Feldmann

According to our database1, Peter Feldmann authored at least 44 papers between 1989 and 2021.

Collaborative distances:

Awards

IEEE Fellow

IEEE Fellow 2000, "For contributions to the analysis and simulation of electronic circuits.".

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021


2015
Efficient Transient Analysis of Power Delivery Network With Clock/Power Gating by Sparse Approximation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015

Multi-threading based parallel dynamic simulator for transient behavior analysis of power systems.
Proceedings of the 2015 IEEE International Conference on Smart Grid Communications, 2015

Variation aware cross-talk aggressor alignment by mixed integer linear programming.
Proceedings of the 52nd Annual Design Automation Conference, 2015

2014
Homotopy Method for Finding the Steady States of Oscillators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014

A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

2011
Pure nodal analysis for efficient on-chip interconnect model order reduction.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2009
Efficient compression and handling of current source model library waveforms.
Proceedings of the Design, Automation and Test in Europe, 2009

A moment-based effective characterization waveform for static timing analysis.
Proceedings of the 46th Design Automation Conference, 2009

2008
MAISE: An Interconnect Simulation Engine for Timing and Noise Analysis.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

Driver waveform computation for timing analysis with multiple voltage threshold driver models.
Proceedings of the 45th Design Automation Conference, 2008

Towards a more physical approach to gate modeling for timing, noise, and power.
Proceedings of the 45th Design Automation Conference, 2008

2006
Simulation of SOI transistor circuits through non-equilibrium initial condition analysis (NEICA).
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2004
Sparse and efficient reduced order modeling of linear subcircuits with large number of terminals.
Proceedings of the 2004 International Conference on Computer-Aided Design, 2004

Model Order Reduction Techniques for Linear Systems with Large Numbers of Terminals.
Proceedings of the 2004 Design, 2004

2002
Steady State Calculation of Oscillators Using Continuation Methods.
Proceedings of the 2002 Design, 2002

2000
Modelling and Analysis of Communication Circuit Performance Using Markov Chains and Efficient Graph Representations.
Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, 2000

Optimal coarse quantization of finite-length signals using integer programming.
Proceedings of the IEEE International Conference on Acoustics, 2000

Stochastic Modeling and Performance Evaluation for Digital Clock and Data Recovery Circuits.
Proceedings of the 2000 Design, 2000

Finite-length signal quantization using discrete optimization.
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000

1999
Modeling and simulation of the interference due to digital switching in mixed-signal ICs.
Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design, 1999

Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs.
Proceedings of the 1999 Design, 1999

Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics.
Proceedings of the 1999 Design, 1999

1998
Cyclostationary noise analysis of large RF circuits with multitone excitations.
IEEE J. Solid State Circuits, 1998

Reduced-Order Modeling of Large Linear Passive Multi-Terminal Circuits Using Matrix-Pade Approximation.
Proceedings of the 1998 Design, 1998

Tools and Methodology for RF IC Design.
Proceedings of the 35th Conference on Design Automation, 1998

How to make theoretically passive reduced-order models passive in practice.
Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998

1997
Circuit noise evaluation by Padé approximation based model-reduction techniques.
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997

A new linear-time harmonic balance algorithm for cyclostationary noise analysis in RF circuits.
Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, 1997

1996
Reduced-order modeling of large passive linear circuits by means of the SYPVL algorithm.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996

Computation of circuit waveform envelopes using an efficient, matrix-decomposed harmonic balance algorithm.
Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design, 1996

1995
Efficient linear circuit analysis by Pade approximation via the Lanczos process.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1995

CMOS dynamic power estimation based on collapsible current source transistor modeling.
Proceedings of the 1995 International Symposium on Low Power Design 1995, 1995

Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm.
Proceedings of the 32st Conference on Design Automation, 1995

1994
Efficient small-signal circuit analysis and sensitivity computations with the PVL algorithm.
Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design, 1994

1993
Integrated circuit quality optimization using surface integrals.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993

1992
AC++ Based Environment for Analog Circuit Simulation.
Proceedings of the Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1992

Automatic differentiation in circuit simulation and device modeling.
Proceedings of the 1992 IEEE/ACM International Conference on Computer-Aided Design, 1992

1991
Sensitivity computation in piecewise approximate circuit simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991

Improved Methods for IC Yield and Quality Optimization Using Surface Integrals.
Proceedings of the 1991 IEEE/ACM International Conference on Computer-Aided Design, 1991

1990
Incorporation of Inductors in Piecewise Approximate Circuit Simulation.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990

Accurate and Efficient Evaluation of Circuit Yield and Yield Gradients.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990

1989
SPECS simulation validation with efficient transient sensitivity computation.
Proceedings of the 1989 IEEE International Conference on Computer-Aided Design, 1989


  Loading...