Li Geng

According to our database1, Li Geng authored at least 49 papers between 2009 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2020
Low-Supply Sensitivity LC VCOs With Complementary Varactors.
IEEE Trans. Very Large Scale Integr. Syst., 2020

MIRE: A Multitone Identification and Replacement Method for Multitone Spectral Test Without Requiring Coherent Sampling.
IEEE Trans. Instrum. Meas., 2020

A 100 MHz, 0.8-to-1.1 V, 170 mA Digital LDO With 8-Cycles Mean Settling Time and 9-Bit Regulating Resolution in 180-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2020

A Stride-Based Convolution Decomposition Method to Stretch CNN Acceleration Algorithms for Efficient and Flexible Hardware Implementation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

83.9% Efficiency 100-mV Self-Startup Boost Converter for Thermoelectric Energy Harvester in IoT Applications.
IEEE Trans. Circuits Syst. II Express Briefs, 2020

An Open Loop Digitally Controlled Hybrid Supply Modulator Achieving High Efficiency for Envelope Tracking With Baseband up to 200-MHz.
IEEE Trans. Circuits Syst., 2020

A Fractional-<i>N</i> PLL With Space-Time Averaging for Quantization Noise Reduction.
IEEE J. Solid State Circuits, 2020

An Open-loop Digitally Controlled Supply Modulator for Wideband Envelope Tracking.
Proceedings of the 46th Annual Conference of the IEEE Industrial Electronics Society, 2020

CRP: Context-directed Replacement Policy to Improve Cache Performance for Coarse-Grained Reconfigurable Arrays.
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020

2019
WRA: A 2.2-to-6.3 TOPS Highly Unified Dynamically Reconfigurable Accelerator Using a Novel Winograd Decomposition Algorithm for Convolutional Neural Networks.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

Low-Noise Broadband CMOS TIA Based on Multi-Stage Stagger-Tuned Amplifier for High-Speed High-Sensitivity Optical Communication.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

A 13.56 MHz, 94.1% Peak Efficiency CMOS Active Rectifier With Adaptive Delay Time Control for Wireless Power Transmission Systems.
IEEE J. Solid State Circuits, 2019

An Accurate and Efficient Method for Eliminating the Requirement of Coherent Sampling in Multi-Tone Test.
Proceedings of the 37th IEEE VLSI Test Symposium, 2019

A Stacked 4×25 Gb/s Optical Receiver in 28 nm CMOS with 0.154 mW/Gb/s Power Efficiency.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

High-Voltage Driver for Fully-Integrated Piezoelectric Inkjet Printhead Module.
Proceedings of the International Conference on IC Design and Technology, 2019

Active Rectifiers in Wireless Power Transmission Systems.
Proceedings of the International Conference on IC Design and Technology, 2019

CCP: Configuration Context based Prefetching to Improve Coarse-Grained Reconfigurable Array Performance.
Proceedings of the 26th IEEE International Conference on Electronics, Circuits and Systems, 2019

A 2.4-GHz ΔΣ Fractional-N Synthesizer with Space-Time Averaging for Noise Reduction.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2019

A Multi-Channel 1.52 µVrms Front End with Orthogonal Frequency Chopping for Neural Recording Applications.
Proceedings of the 2019 IEEE Asia Pacific Conference on Circuits and Systems, 2019

2018
Passive Noise Shaping in SAR ADC With Improved Efficiency.
IEEE Trans. Very Large Scale Integr. Syst., 2018

Characterizing peer-judged answer quality on academic Q&A sites: A cross-disciplinary case study on ResearchGate.
Aslib J. Inf. Manag., 2018

A 77dB SNDR 12.5MHz Bandwidth 0-1 MASH ∑Δ ADC Based on the Pipelined-SAR Structure.
Proceedings of the 2018 IEEE Symposium on VLSI Circuits, 2018

FORECAST-CLSTM: A New Convolutional LSTM Network for Cloudage Nowcasting.
Proceedings of the IEEE Visual Communications and Image Processing, 2018

Design of A Low-Supply Sensitivity LC VCO with Complementary Varactors.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018

A Dual-Path Open-Loop CMOS Slew-Rate Controlled Output Driver with low PVT Variation.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018

A Near-Zero-Power Temperature Sensor with ±0.24 °C Inaccuracy Using Only Standard CMOS Transistors for IoT Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Low-Noise High-Linearity 56Gb/s PAM-4 Optical Receiver in 45nm SOI CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Exploring Resource-Aware Deep Neural Network Accelerator and Architecture Design.
Proceedings of the 23rd IEEE International Conference on Digital Signal Processing, 2018

Single-stage dual-output AC-DC converter for wireless power transmission.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018

2017
Theoretical Model of E<sup>n</sup>DP to Achieve Energy-Efficient SRAM.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

An Intelligent Building Occupancy Detection System Based on Sparse Auto-Encoder.
Proceedings of the 2017 IEEE Winter Applications of Computer Vision Workshops, 2017

Soft Biometrics in Online Social Networks: A Case Study on Twitter User Gender Recognition.
Proceedings of the 2017 IEEE Winter Applications of Computer Vision Workshops, 2017

A delay time controlled active rectifier with 95.3% peak efficiency for wireless power transmission systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

An ultra-low quiescent current power management ASIC with MPPT for vibrational energy harvesting.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

An auxiliary switched-capacitor power converter (SCPC) applied in stacked digital architecture for energy utilization enhancement.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

2016
A 0.6-V 10-bit 200-kS/s Fully Differential SAR ADC With Incremental Converting Algorithm for Energy Efficient Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

A 25Gb/s low-noise optical receiver in 0.13 μm SiGe BiCMOS.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

2015
Real-time self-tracking in the Internet of Things.
Proceedings of the 2015 IEEE International Conference on Acoustics, 2015

2014
Area-Efficient On-Chip DC-DC Converter With Multiple-Output for Bio-Medical Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

Indoor Tracking With RFID Systems.
IEEE J. Sel. Top. Signal Process., 2014

A 0.2 V-1.8 V 8T SRAM with Bit-interleaving Capability.
IEICE Electron. Express, 2014

2013
Literature review on the creativity of CBR applications.
Artif. Intell. Rev., 2013

Tracking with RFID asynchronous measurements by particle filtering.
Proceedings of the IEEE International Conference on Acoustics, 2013

Tracking with asynchronous binary readings and layout information in RFID systems with sense-a-tags.
Proceedings of the 21st European Signal Processing Conference, 2013

2012
A novel zero-current-detector for DCM operation in synchronous converter.
Proceedings of the 21st IEEE International Symposium on Industrial Electronics, 2012

Real time indoor tracking of tagged objects with a network of RFID readers.
Proceedings of the 20th European Signal Processing Conference, 2012

2011
Non-centralized target tracking in networks of directional sensors: Further advances.
Proceedings of the 4th IEEE International Workshop on Computational Advances in Multi-Sensor Adaptive Processing, 2011

2010
Design and implementation of a mixed-signal Boost converter with a novel multi-phase clock DPWM.
IEICE Electron. Express, 2010

2009
A dynamic buck converter with ultra fast response and low voltage ripples designed for DVS systems.
IEICE Electron. Express, 2009


  Loading...