Alessio Carpegna

According to our database1, Alessio Carpegna authored at least 19 papers between 2022 and 2025.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
SFATTI: Spiking FPGA Accelerator for Temporal Task-driven Inference - A Case Study on MNIST.
CoRR, July, 2025

Energy-Efficient Digital Design: A Comparative Study of Event-Driven and Clock-Driven Spiking Neurons.
CoRR, June, 2025

2024
SpikeExplorer: hardware-oriented Design Space Exploration for Spiking Neural Networks on FPGA.
CoRR, 2024

Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge.
CoRR, 2024

A Micro Architectural Events Aware Real-Time Embedded System Fault Injector.
Proceedings of the 25th IEEE Latin American Test Symposium, 2024

Compressed Latent Replays for Lightweight Continual Learning on Spiking Neural Networks.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024

SpikingJET: Enhancing Fault Injection for Fully and Convolutional Spiking Neural Networks.
Proceedings of the 30th IEEE International Symposium on On-Line Testing and Robust System Design, 2024


Fast Exploration of the Impact of Precision Reduction on Spiking Neural Networks.
Proceedings of the IEEE International Conference on Design, 2024

Neuromorphic Heart Rate Monitors: Neural State Machines for Monotonic Change Detection.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2024

2023
NEUROPULS: NEUROmorphic energy-efficient secure accelerators based on Phase change materials aUgmented siLicon photonicS.
CoRR, 2023

Special Session: Neuromorphic hardware design and reliability from traditional CMOS to emerging technologies.
Proceedings of the 41st IEEE VLSI Test Symposium, 2023


Micro-Architectural features as soft-error markers in embedded safety-critical systems: preliminary study.
Proceedings of the IEEE European Test Symposium, 2023

2022
Are micro-architectural features able to explain faulty executions in the presence of soft errors? A preliminary study.
CoRR, 2022

FPGA-optimized Hardware acceleration for Spiking Neural Networks.
CoRR, 2022

Prediction of the Impact of Approximate Computing on Spiking Neural Networks via Interval Arithmetic.
Proceedings of the 23rd IEEE Latin American Test Symposium, 2022

Spiker: an FPGA-optimized Hardware accelerator for Spiking Neural Networks.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022

Artificial Resilience in neuromorphic systems.
Proceedings of the HEART 2022: International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, Tsukuba, Japan, June 9, 2022


  Loading...