Benjamin Carrión Schäfer
Orcid: 0000-0002-4755-6503Affiliations:
- Hong Kong Polytechnic University
According to our database1,
Benjamin Carrión Schäfer
authored at least 111 papers
between 2001 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on dl.acm.org
On csauthors.net:
Bibliography
2023
Fast and Inexpensive High-Level Synthesis Design Space Exploration: Machine Learning to the Rescue.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023
IEEE Trans. Sustain. Comput., 2023
Machine learning based fast and accurate High Level Synthesis design space exploration: From graph to synthesis.
Integr., 2023
I-TAINTED: Identification of Turmeric Adulteration Using the CavIty PerturbatioN Technique and Technology OptimizED Machine Learning.
IEEE Access, 2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
ADVICE: Automatic Design and Optimization of Behavioral Application Specific Processors.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023
PEPA: Performance Enhancement of Embedded Processors through HW Accelerator Resource Sharing.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
Approximating HW Accelerators through Partial Extractions onto Shared Artificial Neural Networks.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023
2022
Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs.
ACM Trans. Design Autom. Electr. Syst., 2022
Leveraging Automatic High-Level Synthesis Resource Sharing to Maximize Dynamical Voltage Overscaling with Error Control.
ACM Trans. Design Autom. Electr. Syst., 2022
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
Proceedings of the ISLPED '22: ACM/IEEE International Symposium on Low Power Electronics and Design, Boston, MA, USA, August 1, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Fast Parallel High-Level Synthesis Design Space Explorer: Targeting FPGAs to accelerate ASIC Exploration.
Proceedings of the GLSVLSI '22: Great Lakes Symposium on VLSI 2022, Irvine CA USA, June 6, 2022
Hotspot Mitigation through Multi-Row Thermal-aware Re-Placement of Logic Cells based on High-Level Synthesis Scheduling.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022
Improving the Quality of Hardware Accelerators through automatic Behavioral Input Language Conversion in HLS.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022
Proceedings of the 33rd IEEE International Conference on Application-specific Systems, 2022
Behavioral Synthesis for Hardware Security, 2022
2021
Proceedings of the 34th International Conference on VLSI Design and 20th International Conference on Embedded Systems, 2021
Micro-architecture Tuning for Dynamic Frequency Scaling in Coarse-Grain Runtime Reconfigurable Arrays with Adaptive Clock Domain Support.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2021
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Effective High-Level Synthesis Design Space Exploration through a Novel Cost Function Formulation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Proceedings of the 39th IEEE International Conference on Computer Design, 2021
Special Session: ADAPT: ANN-ControlleD System-Level Runtime Adaptable APproximate CompuTing.
Proceedings of the 39th IEEE International Conference on Computer Design, 2021
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021
Locking the Re-usability of Behavioral IPs: Discriminating the Search Space through Partial Encryptions.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
Area Efficient Functional Locking through Coarse Grained Runtime Reconfigurable Architectures.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021
2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
Predictive Compositional Method to Design and Reoptimize Complex Behavioral Dataflows.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the 38th IEEE International Conference on Computer Design, 2020
On the Design of High Performance HW Accelerator through High-level Synthesis Scheduling Approximations.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Efficient and Robust High-Level Synthesis Design Space Exploration through offline Micro-kernels Pre-characterization.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
An Efficient MILP-Based Aging-Aware Floorplanner for Multi-Context Coarse-Grained Runtime Reconfigurable FPGAs.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Machine Leaming to Set Meta-Heuristic Specific Parameters for High-Level Synthesis Design Space Exploration.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020
DECOY: DEflection-Driven HLS-Based Computation Partitioning for Obfuscating Intellectual PropertY.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020
2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
Design space exploration of heterogeneous MPSoCs with variable number of hardware accelerators.
Microprocess. Microsystems, 2019
<i>VeriIntel2C</i>: Abstracting RTL to C to maximize High-Level Synthesis Design Space Exploration.
Integr., 2019
IEICE Trans. Inf. Syst., 2019
Optimizing RTL to C Abstraction Methodologies to Improve HLS Design Space Exploration.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Extending the Lifetime of Coarse-Grained Runtime Reconfigurable FPGAs by Balancing Processing Element Usage.
Proceedings of the International Conference on Field-Programmable Technology, 2019
Proceedings of the 37th IEEE International Conference on Computer Design, 2019
Learning-Based Diversity Estimation: Leveraging the Power of High-Level Synthesis to Mitigate Common-Mode Failure.
Proceedings of the 37th IEEE International Conference on Computer Design, 2019
Proceedings of the 37th IEEE International Conference on Computer Design, 2019
Proceedings of the 37th IEEE International Conference on Computer Design, 2019
Approximating Behavioral HW Accelerators through Selective Partial Extractions onto Synthesizable Predictive Models.
Proceedings of the International Conference on Computer-Aided Design, 2019
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019
Functional Obfuscation of Hardware Accelerators through Selective Partial Design Extraction onto an Embedded FPGA.
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019
Proceedings of the 2019 on Great Lakes Symposium on VLSI, 2019
Efficient Hardware Acceleration for Design Diversity Calculation to Mitigate Common Mode Failures.
Proceedings of the 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2019
Partial Encryption of Behavioral IPs to Selectively Control the Design Space in High-Level Synthesis.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019
2018
Integr., 2018
Proceedings of the 23rd IEEE Pacific Rim International Symposium on Dependable Computing, 2018
Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis.
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
DEEP: Dedicated Energy-Efficient Approximation for Dynamically Reconfigurable Architectures.
Proceedings of the 36th IEEE International Conference on Computer Design, 2018
Autonomous Temperature Management through Selective Control of Exact-Approximate Tiles.
Proceedings of the 36th IEEE International Conference on Computer Design, 2018
Proceedings of the 2018 on Great Lakes Symposium on VLSI, 2018
A machine learning based hard fault recuperation model for approximate hardware accelerators.
Proceedings of the 55th Annual Design Automation Conference, 2018
2017
Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level.
IEEE Trans. Very Large Scale Integr. Syst., 2017
Parallel High-Level Synthesis Design Space Exploration for Behavioral IPs of Exact Latencies.
ACM Trans. Design Autom. Electr. Syst., 2017
Hardware Trojan Detection in Behavioral Intellectual Properties (IP's) Using Property Checking Techniques.
IEEE Trans. Emerg. Top. Comput., 2017
Enabling High-Level Synthesis Resource Sharing Design Space Exploration in FPGAs Through Automatic Internal Bitwidth Adjustments.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017
J. Hardw. Syst. Secur., 2017
J. Hardw. Syst. Secur., 2017
Characterization and optimization of behavioral hardware accelerators in heterogeneous MPSoCs.
Proceedings of the 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2017
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2017
Efficient behavioral intellectual properties source code obfuscation for high-level synthesis.
Proceedings of the 18th IEEE Latin American Test Symposium, 2017
Proceedings of the 2017 IEEE International Conference on Computer Design, 2017
Approximate Reconfigurable Hardware Accelerator: Adapting the Micro-Architecture to Dynamic Workloads.
Proceedings of the 2017 IEEE International Conference on Computer Design, 2017
Proceedings of the on Great Lakes Symposium on VLSI 2017, 2017
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017
Application Specific Behavioral Synthesis Design Space Exploration: Artificial Neural Networks. A Case Study.
Proceedings of the Euromicro Conference on Digital System Design, 2017
2016
Tunable Multiprocess Mapping on Coarse-Grain Reconfigurable Architectures With Dynamic Frequency Control.
IEEE Trans. Very Large Scale Integr. Syst., 2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016
Implementation of a FPGA-Based Feature Detection and Networking System for Real-time Traffic Monitoring.
CoRR, 2016
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016
Proceedings of the 2016 International Conference on Field-Programmable Technology, 2016
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016
Proceedings of the 21st Asia and South Pacific Design Automation Conference, 2016
2015
Hierarchical High-Level Synthesis Design Space Exploration with Incremental Exploration Support.
IEEE Embed. Syst. Lett., 2015
Proceedings of the 25th International Conference on Field Programmable Logic and Applications, 2015
2014
IEEE Embed. Syst. Lett., 2014
Time sharing of Runtime Coarse-Grain Reconfigurable Architectures processing elements in multi-process systems.
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014
Proceedings of the 19th Asia and South Pacific Design Automation Conference, 2014
2012
ACM Trans. Design Autom. Electr. Syst., 2012
IET Comput. Digit. Tech., 2012
2011
IET Comput. Digit. Tech., 2011
2010
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010
IPSJ Trans. Syst. LSI Des. Methodol., 2010
IEICE Trans. Electron., 2010
Exploiting power budgeting in thermal-aware dynamic placement for reconfigurable systems.
Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010
2009
IET Comput. Digit. Tech., 2009
2008
IEEE Trans. Very Large Scale Integr. Syst., 2008
2007
Proceedings of the 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007), 2007
2003
PhD thesis, 2003
2002
Scalable Implementation of the Discrete Element Method on a Reconfigurable Computing Platform.
Proceedings of the Field-Programmable Logic and Applications, 2002
Analysis and Implementation of the Discrete Element Method Using a Dedicated Highly Parallel Architecture in Reconfigurable Computing.
Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), 2002
2001
Proceedings of the Field-Programmable Logic and Applications, 2001