Stefan Mangard

According to our database1, Stefan Mangard authored at least 100 papers between 2001 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

Homepages:

On csauthors.net:

Bibliography

2019
MEAS: memory encryption and authentication secure against side-channel attacks.
J. Cryptographic Engineering, 2019

Small Faults Grow Up - Verification of Error Masking Robustness in Arithmetically Encoded Programs.
Proceedings of the Verification, Model Checking, and Abstract Interpretation, 2019

ScatterCache: Thwarting Cache Attacks via Cache Set Randomization.
Proceedings of the 28th USENIX Security Symposium, 2019

TIMBER-V: Tag-Isolated Memory Bringing Fine-grained Enclaves to RISC-V.
Proceedings of the 26th Annual Network and Distributed System Security Symposium, 2019

Protecting RISC-V Processors against Physical Attacks.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

2018
Spectre Attacks: Exploiting Speculative Execution.
meltdownattack.com, 2018

Meltdown
meltdownattack.com, 2018

SIFA: Exploiting Ineffective Fault Inductions on Symmetric Cryptography.
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2018

A unified masking approach.
J. Cryptographic Engineering, 2018

Masking the AES with Only Two Random Bits.
IACR Cryptology ePrint Archive, 2018

Exploiting Ineffective Fault Inductions on Symmetric Cryptography.
IACR Cryptology ePrint Archive, 2018

Sharing Independence & Relabeling: Efficient Formal Verification of Higher-Order Masking.
IACR Cryptology ePrint Archive, 2018

Systematic Classification of Side-Channel Attacks: A Case Study for Mobile Devices.
IEEE Communications Surveys and Tutorials, 2018

SCAnDroid: Automated Side-Channel Analysis of Android APIs.
Proceedings of the 11th ACM Conference on Security & Privacy in Wireless and Mobile Networks, 2018

DATA - Differential Address Trace Analysis: Finding Address-based Side-Channels in Binaries.
Proceedings of the 27th USENIX Security Symposium, 2018

Meltdown: Reading Kernel Memory from User Space.
Proceedings of the 27th USENIX Security Symposium, 2018

Fault Attacks on Nonce-Based Authenticated Encryption: Application to Keyak and Ketje.
Proceedings of the Selected Areas in Cryptography - SAC 2018, 2018

KeyDrown: Eliminating Software-Based Keystroke Timing Side-Channel Attacks.
Proceedings of the 25th Annual Network and Distributed System Security Symposium, 2018

Sponge-Based Control-Flow Protection for IoT Devices.
Proceedings of the 2018 IEEE European Symposium on Security and Privacy, 2018

Formal Verification of Masked Hardware Implementations in the Presence of Glitches.
Proceedings of the Advances in Cryptology - EUROCRYPT 2018 - 37th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Tel Aviv, Israel, April 29, 2018

Securing conditional branches in the presence of fault attacks.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

High speed ASIC implementations of leakage-resilient cryptography.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

ProcHarvester: Fully Automated Analysis of Procfs Side-Channel Leaks on Android.
Proceedings of the 2018 on Asia Conference on Computer and Communications Security, 2018

Automated Detection, Exploitation, and Elimination of Double-Fetch Bugs using Modern CPU Features.
Proceedings of the 2018 on Asia Conference on Computer and Communications Security, 2018

Statistical Ineffective Fault Attacks on Masked AES with Fault Countermeasures.
Proceedings of the Advances in Cryptology - ASIACRYPT 2018, 2018

Pointing in the Right Direction - Securing Memory Accesses in a Faulty World.
Proceedings of the 34th Annual Computer Security Applications Conference, 2018

2017
ISAP - Towards Side-Channel Secure Authenticated Encryption.
IACR Trans. Symmetric Cryptol., 2017

An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics.
IEEE Trans. on Circuits and Systems, 2017

Reconciling d+1Masking in Hardware and Software.
IACR Cryptology ePrint Archive, 2017

Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud.
Proceedings of the 24th Annual Network and Distributed System Security Symposium, 2017

Multi-core data analytics SoC with a flexible 1.76 Gbit/s AES-XTS cryptographic accelerator in 65 nm CMOS.
Proceedings of the Fourth Workshop on Cryptography and Security in Computing Systems, 2017

Transparent memory encryption and authentication.
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017

Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript.
Proceedings of the Financial Cryptography and Data Security, 2017

KASLR is Dead: Long Live KASLR.
Proceedings of the Engineering Secure Software and Systems - 9th International Symposium, 2017

Practical Keystroke Timing Attacks in Sandboxed JavaScript.
Proceedings of the Computer Security - ESORICS 2017, 2017

Higher-Order Side-Channel Protected Implementations of KECCAK.
Proceedings of the Euromicro Conference on Digital System Design, 2017

Malware Guard Extension: Using SGX to Conceal Cache Attacks.
Proceedings of the Detection of Intrusions and Malware, and Vulnerability Assessment, 2017

Side-channel plaintext-recovery attacks on leakage-resilient encryption.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order.
Proceedings of the Topics in Cryptology - CT-RSA 2017, 2017

Single-Trace Side-Channel Attacks on Masked Lattice-Based Encryption.
Proceedings of the Cryptographic Hardware and Embedded Systems - CHES 2017, 2017

Reconciling d+1 Masking in Hardware and Software.
Proceedings of the Cryptographic Hardware and Embedded Systems - CHES 2017, 2017

Securing Memory Encryption and Authentication Against Side-Channel Attacks Using Unprotected Primitives.
Proceedings of the 2017 ACM on Asia Conference on Computer and Communications Security, 2017

Leakage Bounds for Gaussian Side Channels.
Proceedings of the Smart Card Research and Advanced Applications, 2017

2016
ISAP - Authenticated Encryption Inherently Secure Against Passive Side-Channel Attacks.
IACR Cryptology ePrint Archive, 2016

Exploiting Data-Usage Statistics for Website Fingerprinting Attacks on Android.
Proceedings of the 9th ACM Conference on Security & Privacy in Wireless and Mobile Networks, 2016

DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks.
Proceedings of the 25th USENIX Security Symposium, 2016

ARMageddon: Cache Attacks on Mobile Devices.
Proceedings of the 25th USENIX Security Symposium, 2016

Flush+Flush: A Fast and Stealthy Cache Attack.
Proceedings of the Detection of Intrusions and Malware, and Vulnerability Assessment, 2016

Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript.
Proceedings of the Detection of Intrusions and Malware, and Vulnerability Assessment, 2016

Enhancing Side-Channel Analysis of Binary-Field Multiplication with Bit Reliability.
Proceedings of the Topics in Cryptology - CT-RSA 2016 - The Cryptographers' Track at the RSA Conference 2016, San Francisco, CA, USA, February 29, 2016

Exploiting the Physical Disparity: Side-Channel Attacks on Memory Encryption.
Proceedings of the Constructive Side-Channel Analysis and Secure Design, 2016

Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR.
Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, 2016

Domain-Oriented Masking: Compact Masked Hardware Implementations with Arbitrary Protection Order.
Proceedings of the ACM Workshop on Theory of Implementation Security, 2016

Concealing Secrets in Embedded Processors Designs.
Proceedings of the Smart Card Research and Advanced Applications, 2016

2015
Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches.
Proceedings of the 24th USENIX Security Symposium, 2015

Fault Attacks at the System Level - The Challenge of Securing Application Software.
Proceedings of the 2015 Workshop on Fault Diagnosis and Tolerance in Cryptography, 2015

Practical Memory Deduplication Attacks in Sandboxed Javascript.
Proceedings of the Computer Security - ESORICS 2015, 2015

Protecting the Control Flow of Embedded Processors against Fault Attacks.
Proceedings of the Smart Card Research and Advanced Applications, 2015

Towards Fresh and Hybrid Re-Keying Schemes with Beyond Birthday Security.
Proceedings of the Smart Card Research and Advanced Applications, 2015

2014
Towards fresh re-keying with leakage-resilient PRFs: cipher design principles and analysis.
J. Cryptographic Engineering, 2014

On the Security of Fresh Re-keying to Counteract Side-Channel and Fault Attacks.
Proceedings of the Smart Card Research and Advanced Applications, 2014

2013
Keeping Secrets on Low-Cost Chips.
IEEE Security & Privacy, 2013

Towards Fresh Re-Keying with Leakage-Resilient PRFs: Cipher Design Principles and Analysis.
IACR Cryptology ePrint Archive, 2013

On the Relationship between Correlation Power Analysis and the Stochastic Approach: An ASIC Designer Perspective.
Proceedings of the Progress in Cryptology - INDOCRYPT 2013, 2013

Clustering Algorithms for Non-profiled Single-Execution Attacks on Exponentiations.
Proceedings of the Smart Card Research and Advanced Applications, 2013

2012
Die physikalische Sicherheit eingebetteter Systeme.
Datenschutz und Datensicherheit, 2012

Localized Electromagnetic Analysis of Cryptographic Implementations.
Proceedings of the Topics in Cryptology - CT-RSA 2012 - The Cryptographers' Track at the RSA Conference 2012, San Francisco, CA, USA, February 27, 2012

Exploiting the Difference of Side-Channel Leakages.
Proceedings of the Constructive Side-Channel Analysis and Secure Design, 2012

2011
One for all - all for one: unifying standard differential power analysis attacks.
IET Information Security, 2011

Arithmetic logic units with high error detection rates to counteract fault attacks.
Proceedings of the Design, Automation and Test in Europe, 2011

2010
On the Duality of Probing and Fault Attacks.
J. Electronic Testing, 2010

The World Is Not Enough: Another Look on Second-Order DPA.
Proceedings of the Advances in Cryptology - ASIACRYPT 2010, 2010

Counteracting Power Analysis Attacks by Masking.
Proceedings of the Secure Integrated Circuits and Systems, 2010

2009
One for All - All for One: Unifying Standard DPA Attacks.
IACR Cryptology ePrint Archive, 2009

On the Duality of Probing and Fault Attacks.
IACR Cryptology ePrint Archive, 2009

Practical Attacks on Masked Hardware.
Proceedings of the Topics in Cryptology, 2009

2007
Power Analysis Attacks and Countermeasures.
IEEE Design & Test of Computers, 2007

Tutorial T1: Designing Secure SoCs.
Proceedings of the 20th International Conference on VLSI Design (VLSI Design 2007), 2007

Template Attacks on Masking - Resistance Is Futile.
Proceedings of the Topics in Cryptology, 2007

Evaluation of the Masked Logic Style MDPL on a Prototype Chip.
Proceedings of the Cryptographic Hardware and Embedded Systems, 2007

Power and EM Attacks on Passive 13.56 MHz RFID Devices.
Proceedings of the Cryptographic Hardware and Embedded Systems, 2007

Protecting AES Software Implementations on 32-Bit Processors Against Power Analysis.
Proceedings of the Applied Cryptography and Network Security, 5th International Conference, 2007

Power analysis attacks - revealing the secrets of smart cards.
Springer, ISBN: 978-0-387-30857-9, 2007

2006
Investigations of Power Analysis Attacks and Countermeasures for ARIA.
Proceedings of the Information Security Applications, 7th International Workshop, 2006

Implementation aspects of the DPA-resistant logic style MDPL.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Side channel analysis resistant design flow.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Practical Second-Order DPA Attacks for Masked Smart Card Implementations of Block Ciphers.
Proceedings of the Topics in Cryptology, 2006

Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations.
Proceedings of the Cryptographic Hardware and Embedded Systems, 2006

An AES Smart Card Implementation Resistant to Power Analysis Attacks.
Proceedings of the Applied Cryptography and Network Security, 4th International Conference, 2006

2005
A novel CMOS logic style with data independent power consumption.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A Side-Channel Analysis Resistant Description of the AES S-Box.
Proceedings of the Fast Software Encryption: 12th International Workshop, 2005

Side-Channel Leakage of Masked CMOS Gates.
Proceedings of the Topics in Cryptology, 2005

Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints.
Proceedings of the Cryptographic Hardware and Embedded Systems - CHES 2005, 7th International Workshop, Edinburgh, UK, August 29, 2005

Successfully Attacking Masked AES Hardware Implementations.
Proceedings of the Cryptographic Hardware and Embedded Systems - CHES 2005, 7th International Workshop, Edinburgh, UK, August 29, 2005

2004
Secure and Efficient Masking of AES - A Mission Impossible?
IACR Cryptology ePrint Archive, 2004

Hardware Countermeasures against DPA ? A Statistical Analysis of Their Effectiveness.
Proceedings of the Topics in Cryptology, 2004

Efficient AES Implementations on ASICs and FPGAs.
Proceedings of the Advanced Encryption Standard - AES, 4th International Conference, 2004

2003
A Highly Regular and Scalable AES Hardware Architecture.
IEEE Trans. Computers, 2003

2002
A Simple Power-Analysis (SPA) Attack on Implementations of the AES Key Expansion.
Proceedings of the Information Security and Cryptology, 2002

2001
A new approach to DNS security (DNSSEC).
Proceedings of the CCS 2001, 2001


  Loading...